ORG4572-R01-TR2 datasheet(25/40 Pages) ETC

25 / 40 page

Page 25 of 40

Multi Spider - ORG4572 Datasheet

Revision 3.0

November 23, 2014

While in PTF™ mode, an ON_OFF pulse will initiate one PTF™ request.

While in Full Power state, an ON_OFF pulse will initiate orderly shutdown into Hibernate state.

Turns OFF

Turns ON

100μs min.

FIGURE 9 – ON_OFF TIMING

ON_OFF detector set requires a rising edge and high logic level that persists for at least 100µs.

ON_OFF detector reset requires ON_OFF asserted to low logic level for at least 100µs.

Recommended ON_OFF Low-High-Low pulse length is 100ms.

ON_OFF pulses with less than 1s intervals are not recommended.

Multiple switch bounce pulses are recommended to be filtered out.

Pull-down resistor of 10kΩ-33kΩ is recommended to avoid accidental power mode change.

ON_OFF input is tolerable up to 3.6V.

Do not drive high permanently or pull-up this input.

This line must be connected to host.

17.4.2. WAKEUP

WAKEUP output from ORG4572 is used to indicate power state.

A low logic level indicates that the module is in one of its low-power states - Hibernate or

Standby. A high logic level indicates that the module is in Full Power state.

In addition WAKEUP output can be used to control auxiliary devices.

Wakeup output is LVCMOS 1.8V compatible.

Do not connect if not in use.

17.4.3. RESET

̅̅̅̅̅̅̅̅

Power-on-Reset (POR) sequence is generated internally.

In addition, external reset is available through RESET

̅̅̅̅̅̅̅̅ pad.

Resetting ORG4572 clears the state machine of self-managed power saving modes to default.

RESET

̅̅̅̅̅̅̅̅ signal should be applied for at least 1µs.

RESET

̅̅̅̅̅̅̅̅ input is active low and has internal pull-up resistor of 1MΩ.

Do not drive this input high.

Do not connect if not in use.

17.4.4. 1PPS

Pulse-Per-Second (PPS) output provides a pulse signal for timing purposes.

PPS output starts when 3D position solution has been obtained using 5 or more GNSS satellites.

PPS output stops when 3D position solution is lost.

Pulse length (high state) is 200ms with rising edge is less than 30ns synchronized to UTC epoch.

The correspondent UTC time message is generated and put into output FIFO 300ms after the

PPS signal. The exact time between PPS and UTC time message delivery depends on message

rate, message queue and communication baud rate.

1PPS output is LVCMOS 1.8V compatible.

Do not connect if not in use.

ORG4572-R01-TR2 Folha de dados(PDF) 25 Page - List of Unclassifed Manufacturers

ORG4572-R01-TR2 Folha de dados(HTML) 25 Page - List of Unclassifed Manufacturers

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Folha de dados Download

Ligação URL