FXLS8964AF datasheet(52/98 Pages) NXP

52 / 98 page

NXP Semiconductors

FXLS8964AF

3-Axis Low-g Accelerometer

INTx pin configuration

INT_PP_OD

INT_POL

INTx pin asserted value

INTx pin

deasserted value

External pull-down resistor added

(open source)

High-Z[1]

Table 57. INTx pin behavior as a function of INT_PP_OD and INT_POL bit settings (valid only when BT_MODE =

VDD)...continued

[1]

High-Z means high impedance condition, with the state of the INTx pin defined by the external pull-up or pull-down resistor.

INTx pin configuration

INT_PP_OD

INT_POL

INTx pin asserted value

INTx pin

deasserted value

External pull-up resistor added

(open-drain)

Table 58. INTx pin behavior as a function of INT_PP_OD and INT_POL bit settings (valid only when BT_MODE =

VDD)

15.15 SENS_CONFIG5 register (address 19h)

Bit

Name

—

VECM_EN X_DIS

Y_DIS

Z_DIS

HIBERNATE_

Reset (BT_MODE = GND)

Reset (BT_MODE = VDD)

Access

R/W

Table 59. SENS_CONFIG5 register (address 19h) bit allocation

Field

Description

VECM_EN

Vector Magnitude calculation enable:

0 (default): 12-bit vector magnitude result is not calculated on every ODR cycle. The VECM_LSB and

VECM_MSB registers are not included in auto-increment address range.

1: 12-bit vector magnitude result is calculated on every ODR cycle. The VECM_LSB and VECM_MSB

registers are included in auto-increment address range.

Note: The vector magnitude result may also be used as an input to the SDCD function when SDCD_

CONFIG2[MODE] = 1.

X_DIS

X-axis auto-increment disable:

0 (default): X-axis measurement is included in the auto-increment address range for both buffered

and non-buffered modes (default).

1: X-axis measurement is excluded from the auto-increment address range.

Y_DIS

Y-axis auto-increment disable:

0 (default): Y-axis measurement is included in the auto-increment address range for both buffered

and non-buffered modes (default).

1: Y-axis measurement is excluded from the auto-increment address range.

Table 60. SENS_CONFIG5 register (address 19h) bit description

FXLS8964AF

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3.4 — 7 December 2021

52 / 98

FXLS8964AF Folha de dados(PDF) 52 Page - NXP Semiconductors

FXLS8964AF Folha de dados(HTML) 52 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98

Folha de dados Download

Ligação URL