MPC8560CPX667JC datasheet(99/108 Pages) NXP

99 / 108 page

MPC8560 Integrated Processor Hardware Specifications, Rev. 4.2

Freescale Semiconductor

Document Revision History

18 Document Revision History

Table 62 provides a revision history for this hardware specification.

Table 62. Document Revision History

Rev. No.

Substantive Change(s)

4.2

Added “Note: Rise/Fall Time on CPM Input Pins” and following note text to Section 9.2, “CPM AC Timing

Specifications.”

4.1

Inserted Figure 3 and paragraph above it.

Added PCI/PCI-X row to Input Voltage characteristic and added footnote 6 to Table 1.

Updated Section 2.1.2, “Power Sequencing.”

Updated back page information.

3.5

Updated Section 2.1.2, “Power Sequencing.”

3.4

Updated MVREF Max Value in Table 1.

Updated MVREF Max Value in Table 2.

Added new revision level information to Table 63

3.3

Updated MVREF Max Value in Table 1.

Removed Figure 3.

In Table 4, replaced TBD with power numbers and added footnote.

Updated specs and footnotes in Table 8.

Corrected max number for MVREF in Table 13.

Changed parameter “Clock cycle duration” to “Clock period” in Table 27.

Added note 4 to tLBKHOV1 and removed LALE reference from tLBKHOV3 in Table 31 and Table 32.

Updated LALE signal in Figure 17 and Figure 18.

Modified Figure 21.

Modified Figure 61.

MPC8560CPX667JC Folha de dados(PDF) 99 Page - NXP Semiconductors