| Os motores de busca de Datasheet de Componentes eletrônicos |
|
ZLP12840 Folha de dados(PDF) 33 Page - Zilog, Inc. |
|
|
|||||||||||||||||||||||||||||
ZLP12840 Folha de dados(HTML) 33 Page - Zilog, Inc. |
|
33 / 58 page ![]() PS024406-0106 P R E L I M I N A R Y Port 0 Register ZLP12840 OTP MCU Product Specification 22 Port 0 Register The Port 0 Register allows read and write access to the Port 0 pins. See Table 11. Only P00, P01, and P07 are available on Crimzon ZLP12840 MCU 20-pin configura- tions. Table 11. Port 0 Register (P0) Bit 7 6 5 4 3 2 1 0 Field P07 P06 P05 P04 P03 P02 P01 P00 Reset XXXXX X XX R/W R/W R/W R/W R/W R/W R/W R/W R/W Address Bank 03: 00h; Linear: 000h Bit Position R/W Description [7] Read: 0 1 Write: 0 1 Port 0 Pin 7Available for I/O if UART Tx is disabled. (Pin configured as input or output in P01M register.) Pin level is Low. Pin level is High. (Pin configured as output in P01M register, UCTL[7]=0.) Assert pin Low. Assert pin High if configured as push-pull; make pin high-impedance if it is open drain. [6:0] Read: 0 1 Write: 0 1 Port 0 Pins 60Each bit provides access to the corresponding Port 0 pin. (Pin configured as input or output in P01M register.) Pin level is Low. Pin level is High. (Pin configured as output in P01M register.) Assert pin Low. Assert pin High if configured as push-pull; make pin high-impedance if it is open drain. Note: |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |