Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

IMXRT1010IEC Folha de dados(PDF) 21 Page - NXP Semiconductors

Nome de Peças IMXRT1010IEC
Descrição Electrónicos  i.MX RT1010 Crossover Processors Data Sheet for Industrial Products
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NXP [NXP Semiconductors]
Página de início  http://www.nxp.com
Logo NXP - NXP Semiconductors

IMXRT1010IEC Folha de dados(HTML) 21 Page - NXP Semiconductors

Back Button IMXRT1010IEC Datasheet HTML 17Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 18Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 19Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 20Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 21Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 22Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 23Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 24Page - NXP Semiconductors IMXRT1010IEC Datasheet HTML 25Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 65 page
background image
Electrical characteristics
i.MX RT1010 Crossover Processors Data Sheet for Industrial Products, Rev. 0, 09/2019
NXP Semiconductors
21
NOTE
The currents on the VDD_HIGH_CAP and VDD_USB_CAP were
identified to be the voltage divider circuits in the USB-specific level
shifters.
4.2
System power and clocks
This section provide the information about the system power and clocks.
4.2.1
Power supplies requirements and restrictions
The system design must comply with power-up sequence, power-down sequence, and steady state
guidelines as described in this section to guarantee the reliable operation of the device. Any deviation
from these sequences may result in the following situations:
Excessive current during power-up phase
Prevention of the device from booting
Irreversible damage to the processor (worst-case scenario)
Figure 3. Power sequence
4.2.1.1
Power-up sequence
The below restrictions must be followed:
VDD_SNVS_IN supply must be turned on before any other power supply or be connected
(shorted) with VDD_HIGH_IN supply.
If a coin cell is used to power VDD_SNVS_IN, then ensure that it is connected before any other
supply is switched on.
When internal DCDC is enabled, external delay circuit is required to delay the
“DCDC_PSWITCH” signal at least 1 ms after DCDC_IN is stable.
POR_B should be held low during the entire power up sequence.
Run Mode <-> SNVS Mode
Run Mode <-> Standby Mode
Power On
VDD_SNVS_IN
DCDC_IN
POR_B
PMIC_ON_REQ
ON_OFF
VDD_SOC_IN
DCDC_OK
DCDC_PSWITCH
VDD_HIGH_CAP
NVCC_PLL
VDD_SNVS_CAP
PMIC_STBY_REQ
TStbyExt
TSNVSDly
TDCDCSetup
1ms
1ms
Signal in VDD_SOC power
domain
Signal in DCDC_IN power
domain
Signal in VDD_SNVS_CAP
power domain
VDD_SOC power rail
DCDC_IN power rail
VDD_SNVS_CAP power rail
VDDA_2P5_CAP power rail
VDDA_1P1_CAP power rail
VDD_SNVS_IN power rail
DCDC_LP power rail
LEGEND
Signal Floating



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com