RA4M1 datasheet(76/130 Pages) RENESAS

76 / 130 page

R01DS0355EJ0100 Rev.1.00

Page 76 of 130

Oct 8, 2019

RA4M1 Group

2. Electrical Characteristics

Note 1.

tPcyc: PCLKA cycle.

Note 2.

N is set as an integer from 1 to 8 by the SPCKD register.

Note 3.

N is set as an integer from 1 to 8 by the SSLND register.

Note 4.

The upper limit of RSPCK is 16 MHz.

SPI

Data output delay

Master

2.7 V or above

tOD

-14

Figure 2.53 to

Figure 2.58

2.4 V or above

1.8 V or above

1.6 V or above

Slave

2.7 V or above

2.4 V or above

1.8 V or above

1.6 V or above

110

Data output hold time Master

tOH

Slave

Successive

transmission delay

Master

tTD

tSPcyc + 2 ×

tPcyc

8 × tSPcyc

+ 2 × tPcyc

Slave

6 × tPcyc

MOSI and MISO rise

and fall time

Output

2.7 V or above

tDr, tDf

-10

2.4 V or above

1.8 V or above

1.6 V or above

Input

µs

SSL rise and fall time Output

2.7 V or above

tSSLr,

tSSLf

-10

2.4 V or above

1.8 V or above

1.6 V or above

Input

µs

Slave access time

2.4 V or above

tSA

2 × tPcyc + 100

Figure 2.57 and

Figure 2.58

1.8 V or above

2 × tPcyc + 140

1.6 V or above

2 × tPcyc + 180

Slave output release time

2.4 V or above

tREL

2 × tPcyc + 100

1.8 V or above

2 × tPcyc + 140

1.6 V or above

2 × tPcyc + 180

Table 2.36

SPI timing (2 of 2)

Conditions: Middle drive output is selected in the Port Drive Capability bit in PmnPFS register

Parameter

Symbol

Min

Max

Unit*1

Test conditions

RA4M1 Folha de dados(PDF) 76 Page - Renesas Technology Corp

RA4M1 Folha de dados(HTML) 76 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL