| Os motores de busca de Datasheet de Componentes eletrônicos |
|
WM8591GEDS/RV Folha de dados(PDF) 14 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8591GEDS/RV Folha de dados(HTML) 14 Page - Wolfson Microelectronics plc |
|
14 / 50 page ![]() WM8591 Product Preview w PP Rev 1.0 May 2005 14 Table 5 shows the typical system clock frequencies for ADC operation at both 128 times oversampling rate (ADCOSR=0) and 64 times oversampling rate (ADCOSR=1), and DAC operation at 128 times oversampling rate (DACOSR=0). Table 6 shows typical system clock frequencies for DAC operation at 64 times oversampling rate (DACOSR =1). System Clock Frequency (MHz) SAMPLING RATE (ADCLRC/ DACLRC) 256fs 384fs 512fs 768fs 1152fs (DAC only) 32kHz 8.192 12.288 16.384 24.576 36.864 44.1kHz 11.2896 16.9340 22.5792 33.8688 Unavailable 48kHz 12.288 18.432 24.576 36.864 Unavailable 96kHz 24.576 36.864 Unavailable Unavailable Unavailable Table 5 ADC and DAC System Clock Frequencies Versus Sampling Rate (ADC operation at either 128 times oversampling rate (ADCOSR=0) or 64 times oversampling rate (ADCOSR=1), DAC operation at 128 times oversampling rate, DACOSR=0) System Clock Frequency (MHz) SAMPLING RATE (DACLRC) 128fs 192fs 96kHz 12.288 18.432 192kHz 24.576 36.864 Table 6 DAC System Clock Frequencies Versus Sampling Rate at 64 Times Oversampling Rate (DACOSR=1) In Master mode DACBCLK, ADCBCLK, DACLRC and ADCLRC are generated by the WM8591. The frequencies of ADCLRC and DACLRC are set by setting the required ratio of DACMCLK to DACLRC and ADCMCLK to ADCLRC using the DACRATE and ADCRATE control bits (Table 7). ADCRATE[2:0]/ DACRATE[2:0] ADCMCLK/DACMCLK: ADCLRC/DACLRC RATIO 000 128fs (DAC Only) 001 192fs (DAC Only) 010 256fs 011 384fs 100 512fs 101 768fs Table 7 Master Mode MCLK: ADCLRC/DACLRC Ratio Select Table 8 shows the settings for ADCRATE and DACRATE for common sample rates and ADCMCLK/DACMCLK frequencies. System Clock Frequency (MHz) 128fs 192fs 256fs 384fs 512fs 768fs SAMPLING RATE (DACLRC/ ADCLRC) DACRATE =000 DACRATE =001 ADCRATE/ DACRATE =010 ADCRATE/ DACRATE =011 ADCRATE/ DACRATE =100 ADCRATE/ DACRATE =101 32kHz 4.096 6.144 8.192 12.288 16.384 24.576 44.1kHz 5.6448 8.467 11.2896 16.9340 22.5792 33.8688 48kHz 6.144 9.216 12.288 18.432 24.576 36.864 96kHz 12.288 18.432 24.576 36.864 Unavailable Unavailable 192kHz 24.576 36.864 Unavailable Unavailable Unavailable Unavailable Table 8 Master Mode ADC/DACLRC Frequency Selection |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |