| Fabricante Electrônico | Nome de Peças | Folha de dados | Descrição Electrónicos |
National Semiconductor ... | 54LS181DMQB | 
193Kb/7P | 4-BIT ARITHMETIC LOGIC UNIT |
National Semiconductor ... | 54LS181FMQB |
193Kb/ 7P | 4-BIT ARITHMETIC LOGIC UNIT |
| 54LS181 |
193Kb/ 7P | 4-BIT ARITHMETIC LOGIC UNIT |
National Semiconductor ... | 54LS10 |
120Kb/ 6P | Triple 3-Input NAND Gates |
| 54LS109 |
135Kb/ 6P | Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs |
| 54LS109J |
135Kb/ 6P | Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs |
| 54LS109M |
135Kb/ 6P | Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs |
| 54LS109N |
135Kb/ 6P | Dual Positive-Edge-Triggered J-K Flip-Flops with Preset, Clear, and Complementary Outputs |
| 54LS10E |
120Kb/ 6P | Triple 3-Input NAND Gates |
| 54LS10J |
120Kb/ 6P | Triple 3-Input NAND Gates |
| 54LS10M |
120Kb/ 6P | Triple 3-Input NAND Gates |
| 54LS10N |
120Kb/ 6P | Triple 3-Input NAND Gates |
| 54LS10W |
120Kb/ 6P | Triple 3-Input NAND Gates |
| 54LS11 |
120Kb/ 6P | Triple 3-Input AND Gates |
National Semiconductor ... | 54LS112 |
102Kb/ 3P | DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS |
| 54LS112DMQB |
102Kb/ 3P | DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS |
| 54LS112FMQB |
102Kb/ 3P | DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS |
| 54LS112LMQB |
102Kb/ 3P | DUAL NEGATIVE-EDGE-TRIGERED MASTER-SLAVE J-K FLIP-FLOPS WITH PRESET, CLEAR, AND COMPLEMENTARY OUTPUTS |
| 54LS113 |
98Kb/ 6P | Dual JK Edge-Triggered Flip-Flop |
Portuguese ▼ 
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Polish
Vietnamese
Indian
Mexican
British
New Zealand
