PIC12CE673-04SLASHP datasheet(7/116 Pages) MICROCHIP

7 / 116 page

Preliminary

DS40181B-page 7

PIC12CE67X

3.0

ARCHITECTURAL OVERVIEW

The high performance of the PIC12CE67X family can

be attributed to a number of architectural features com-

monly found in RISC microprocessors. To begin with,

the PIC12CE67X uses a Harvard architecture, in which

program and data are accessed from separate memo-

ries using separate buses. This improves bandwidth

over traditional von Neumann architecture in which pro-

gram and data are fetched from the same memory

using the same bus. Separating program and data

buses also allow instructions to be sized differently than

the 8-bit wide data word. Instruction opcodes are 14-

bits wide making it possible to have all single word

instructions. A 14-bit wide program memory access

bus fetches a 14-bit instruction in a single cycle. A two-

stage pipeline overlaps fetch and execution of instruc-

tions (Example 3-1). Consequently, all instructions (35)

execute in a single cycle (400 ns @ 10 MHz) except for

program branches.

The table below lists program memory (EPROM), data

memory (RAM), and non-volatile memory (EEPROM)

for each PIC12CE67X device.

Device

Program

Memory

RAM

Data

Memory

EEPROM

Data

Memory

PIC12CE673

1K x 14

128 x 8

16x8

PIC12CE674

2K x 14

128 x 8

16x8

The PIC12CE67X can directly or indirectly address its

ters, including the program counter, are mapped in the

data memory. The PIC12CE67X has an orthogonal

(symmetrical) instruction set that makes it possible to

carry out any operation on any register using any

addressing mode. This symmetrical nature and lack of

‘special optimal situations’ make programming with the

PIC12CE67X simple yet efﬁcient. In addition, the learn-

ing curve is reduced signiﬁcantly.

PIC12CE67X devices contain an 8-bit ALU and work-

ing register. The ALU is a general purpose arithmetic

unit. It performs arithmetic and Boolean functions

between the data in the working register and any regis-

ter ﬁle.

The ALU is 8-bits wide and capable of addition, sub-

traction, shift and logical operations. Unless otherwise

mentioned, arithmetic operations are two's comple-

ment in nature. In two-operand instructions, typically

one operand is the working register (W register). The

other operand is a ﬁle register or an immediate con-

stant. In single operand instructions, the operand is

either the W register or a ﬁle register.

The W register is an 8-bit working register used for ALU

operations. It is not an addressable register.

Depending on the instruction executed, the ALU may

affect the values of the Carry (C), Digit Carry (DC), and

Zero (Z) bits in the STATUS register. The C and DC bits

operate as a borrow bit and a digit borrow out bit,

respectively, in subtraction. See the SUBLW and SUBWF

instructions for examples.

PIC12CE673-04/P Folha de dados(PDF) 7 Page - Microchip Technology

PIC12CE673-04/P Folha de dados(HTML) 7 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL