Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ECT25S40 Folha de dados(PDF) 29 Page - E-CMOS Corporation

Nome de Peças ECT25S40
Descrição Electrónicos  4M BIT SPI NOR FLASH
PDF  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  E-CMOS [E-CMOS Corporation]
Página de início  http://www.ecmos.com.tw/
Logo E-CMOS - E-CMOS Corporation

ECT25S40 Folha de dados(HTML) 29 Page - E-CMOS Corporation

Back Button ECT25S40 Datasheet HTML 25Page - E-CMOS Corporation ECT25S40 Datasheet HTML 26Page - E-CMOS Corporation ECT25S40 Datasheet HTML 27Page - E-CMOS Corporation ECT25S40 Datasheet HTML 28Page - E-CMOS Corporation ECT25S40 Datasheet HTML 29Page - E-CMOS Corporation ECT25S40 Datasheet HTML 30Page - E-CMOS Corporation ECT25S40 Datasheet HTML 31Page - E-CMOS Corporation ECT25S40 Datasheet HTML 32Page - E-CMOS Corporation ECT25S40 Datasheet HTML 33Page - E-CMOS Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 46 page
background image
E-CMOS Corp. (www.ecmos.com.tw)
Page 29 of 46
4L08N-Rev.F001
ECT25S40
4M BIT SPI NOR FLASH
Figure 24. Read Security Registers instruction Sequence Diagram
Erase Security Registers (44H)
The ECT25S40 provides three 256-byte Security Registers which can be erased and
programmed individually. These registers may be used by the system manufacturers to store
security and other important information separately from the main memory array.
See Figure 25, the Erase Security Registers instruction is similar to Sector/Block Erase
instruction.A Write Enable instruction must previously have been executed to set the Write
Enable Latch bit. The Erase Security Registers instruction sequence: /CS goes low sending
Erase Security Registers instruction /CS goes high. /CS must be driven high after the eighth bit
of the instructioncode has been latched in otherwise the Erase Security Registers instruction is
not executed. Assoon as /CS is driven high, the self-timed Erase Security Registers cycle
(whose duration is tSE) isinitiated. While the Erase Security Registers cycle is in progress, the
Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In
Progress (WIP) bit is 1 during the self-timed Erase Security Registers cycle, and is 0 when it is
completed. At some unspecified time before the cycle is completed, the Write Enable Latch
bit is reset. The Security Registers Lock Bit (LB) in the Status Register can be used to OTP
protect the security registers. Once the LB bit is set to 1, the Security Registers will be
permanently locked; the Erase Security Registers instruction will be ignored.
Address
A23-A16
A15-A8
A7-A0
Security Registers 1
00H
01H
Don
’t Care
Security Registers 2
00H
02H
Don
’t Care
Security Registers 3
00H
03H
Don
’t Care



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com