| Os motores de busca de Datasheet de Componentes eletrônicos |
|
WM8602SEDS/V Folha de dados(PDF) 10 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8602SEDS/V Folha de dados(HTML) 10 Page - Wolfson Microelectronics plc |
|
10 / 46 page ![]() WM8602 Product Preview w PP Rev 1.5 May 2004 10 AUDIO INTERFACE TIMING – SLAVE MODE Figure 3 Digital Audio Data Timing – Slave Mode Test Conditions AVDD, DVDD, BVDD = 3.3V, AGND, DGND, BGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT Audio Data Input Timing Information BCLK cycle time tBCY 50 ns BCLK pulse width high tBCH 20 ns BCLK pulse width low tBCL 20 ns BCLK rise/fall times 5 ns LRCLK set-up time to BCLK rising edge tLRSU 10 ns LRCLK hold time from BCLK rising edge tLRH 10 ns LRCLK rise/fall times 5 ns DIN hold time from BCLK rising edge tDH 10 ns Table 5 Audio Interface Timing – Slave Mode Note: BCLK period should always be greater than or equal to MCLK period. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |