ICS854058 datasheet(7/12 Pages) ICST

7 / 12 page

854058AG

www.icst.com/products/hiperclocks.html

REV. A APRIL 8, 2004

Integrated

Circuit

Systems, Inc.

ICS854058

8:1

DIFFERENTIAL-TO-LVDS CLOCK MULTIPLEXER

PRELIMINARY

APPLICATION INFORMATION

WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept

single ended levels. The reference voltage V_REF = V

DD/2 is

generated by the bias resistors R1, R2 and C1. This bias circuit

should be located as close as possible to the input pin. The ratio

FIGURE 1. SINGLE ENDED SIGNAL DRIVING DIFFERENTIAL INPUT

of R1 and R2 might need to be adjusted to position the V_REF in

the center of the input voltage swing. For example, if the input

clock swing is only 2.5V and V

DD= 3.3V, V_REF should be 1.25V

and R2/R1 = 0.609.

VDD

V_REF

0.1u

Single Ended Clock Input

PCLK

nPCLK

LVDS DRIVER TERMINATION

A general LVDS interface is shown in

Figure 2. In a 100

Ω differ-

ential transmission line environment, LVDS drivers require a

matched load termination of 100

Ω across near the receiver in-

100 Ohm Differiential Transmission Line

100

3.3V

LVDS_Driv er

3.3V

FIGURE 2. TYPICAL LVDS DRIVER TERMINATION

put. For a multiple LVDS outputs buffer, if only partial outputs

are used, it is recommended to terminate the un-used outputs.

ICS854058 Folha de dados(PDF) 7 Page - Integrated Circuit Systems

ICS854058 Folha de dados(HTML) 7 Page - Integrated Circuit Systems

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12

Folha de dados Download

Ligação URL