THS8083APZP datasheet(42/64 Pages) TI

Nome de Peças	THS8083APZP

Descrição Electrónicos	TRIPLE 8 BIT 80 MSPS 3.3V VIDEO AND GRAPHICS

PDF	64 Pages

Scroll/Zoom	100%

Fabricante Electrônico	TI [Texas Instruments]

Página de início	http://www.ti.com

Logo

42 / 64 page

4–2

4.2

Timing Diagram—16-Bit Parallel Mode

This is the ITU–R.BT–601 style mode typically used in YUV operation of the part with a Y analog input connected

to the Ch1 input of the THS8083A, and with Cb and Cr connected to the Ch2 and Ch3 inputs, respectively. The

DATACLK1 output is at the sampling clock frequency and Ch3 remains unused. The output bus B of all channels is

high impedance. The HS_D signal can be used to uniquely identify output data Cb from Cr.

DATACLK

CH1_OUTA[7..0]

CH2_OUTA[7..0]

CH2_OUTB[7..0]

CH1_OUTB[7..0]

CH3_OUTA[7..0]

CH3_OUTB[7..0]

DHS

Cb: From Ch.2 Input

Cr: From Ch.3 Input

pix 01

pix 02

ADCCLK2

tPLH(OE)

tPHL(OE)

tsu(OUT)

th(OUT)

th(DHS)

tsu(DHS)

<DHS_MODE> = 1 –> Width

Equal to Width of HS Input

<DHS_MODE> = 0 –> DHS

Width is 1 ADCCLK2 Period

7 ADCCLK2

Cycles Latency

(DHS_POL = 0

Assumed-Inverted

Polarity Otherwise)

7 ADCCLK2 Cycles Latency

Last Samples From Previous Line

01(Cr)

01(Cb)

03(Cb)

Last Samples From Previous Line

THS8083APZP Folha de dados(PDF) 42 Page - Texas Instruments

THS8083APZP Folha de dados(HTML) 42 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64

Folha de dados Download

Ligação URL