Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

WM8944BECS/R Folha de dados(PDF) 68 Page - Cirrus Logic

Nome de Peças WM8944BECS/R
Descrição Electrónicos  Mono Low-Power CODEC with Video Buffer
PDF  165 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  CIRRUS [Cirrus Logic]
Página de início  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8944BECS/R Folha de dados(HTML) 68 Page - Cirrus Logic

Back Button WM8944BECS/R Datasheet HTML 64Page - Cirrus Logic WM8944BECS/R Datasheet HTML 65Page - Cirrus Logic WM8944BECS/R Datasheet HTML 66Page - Cirrus Logic WM8944BECS/R Datasheet HTML 67Page - Cirrus Logic WM8944BECS/R Datasheet HTML 68Page - Cirrus Logic WM8944BECS/R Datasheet HTML 69Page - Cirrus Logic WM8944BECS/R Datasheet HTML 70Page - Cirrus Logic WM8944BECS/R Datasheet HTML 71Page - Cirrus Logic WM8944BECS/R Datasheet HTML 72Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 165 page
background image
WM8944B
68
Rev 4.3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
4
LRCLK_INV
0
LRCLK Polarity / DSP Mode A-B
select.
Left Justified and I2S modes
LRCLK polarity
0 = Not Inverted
1 = Inverted
DSP Mode
– Mode A-B select
0 = MSB is available on 2nd BCLK
rising edge after LRCLK rising edge
(mode A)
1 = MSB is available on 1st BCLK
rising edge after LRCLK rising edge
(mode B)
3:2
WL [1:0]
10
Digital Audio Interface Word Length
00 = 16 bits
01 = 20 bits
10 = 24 bits
11 = 32 bits
Note
– see “Companding” for the
selection of 8-bit mode.
1:0
FMT [1:0]
10
Digital Audio Interface Format
00 = Reserved
01 = Left Justified
10 = I2S format
11 = DSP/PCM mode
R21 (15h)
DAC Control 1
0
DAC_DATINV
0
DAC Data Invert
0 = DAC output not inverted
1 = DAC output inverted
R25 (19h)
ADC Control 1
1
ADCR_DATINV
0
Right DMIC Data Invert
0 = Right DMIC output not inverted
1 = Right DMIC output inverted
0
ADCL_DATINV
0
ADC / Left DMIC Data Invert
0 = ADC / Left DMIC output not
inverted
1 = ADC / Left DMIC inverted
Table 45 Audio Data Format Control
In Left Justified mode, the MSB is available on the first rising edge of BCLK following a LRCLK
transition. The other bits up to the LSB are then transmitted in order. Depending on word length,
BCLK frequency and sample rate, there may be unused BCLK cycles before each LRCLK transition.
n
n-1
n-2
3
2
1
n
n-1
n-2
3
2
1
LEFT CHANNEL
RIGHT CHANNEL
MSB
LSB
Input Word Length (WL)
1/fs
LRCLK
BCLK
DACDAT/
ADCDAT
Figure 21 Left Justified Audio Interface (assuming n-bit word length)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com