Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

WM8281ECS/R Folha de dados(PDF) 49 Page - Cirrus Logic

Nome de Peças WM8281ECS/R
Descrição Electrónicos  Low Power Audio System with Ambient Noise Cancellation and Echo Cancellation
PDF  392 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  CIRRUS [Cirrus Logic]
Página de início  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

WM8281ECS/R Folha de dados(HTML) 49 Page - Cirrus Logic

Back Button WM8281ECS/R Datasheet HTML 45Page - Cirrus Logic WM8281ECS/R Datasheet HTML 46Page - Cirrus Logic WM8281ECS/R Datasheet HTML 47Page - Cirrus Logic WM8281ECS/R Datasheet HTML 48Page - Cirrus Logic WM8281ECS/R Datasheet HTML 49Page - Cirrus Logic WM8281ECS/R Datasheet HTML 50Page - Cirrus Logic WM8281ECS/R Datasheet HTML 51Page - Cirrus Logic WM8281ECS/R Datasheet HTML 52Page - Cirrus Logic WM8281ECS/R Datasheet HTML 53Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 392 page
background image
WM8281
Rev 4.0
49
Note that the WM8281 provides integrated pull-down resistors on the DMICDAT1, DMICDAT2,
DMICDAT3 and DMICDAT4 pins. This provides a flexible capability for interfacing with other devices.
Digital Mic
MICVDD or
MICBIASn
AGND
Digital Mic
VDD
CLK
DATA
VDD
CLK
DATA
CHAN
CHAN
VDD
DMICDATn
DMICCLKn
Digital
Microphone
Interface
Figure 20 Digital Microphone Input
Two digital microphone channels are interleaved on DMICDATn. The digital microphone interface
timing is illustrated in Figure 21. Each microphone must tri-state its data output when the other
microphone is transmitting.
DMICCLKn pin
DMICDATn pin
(Left & Right
channels interleaved)
1
2
1
2
1
2
Left Mic output
1
1
1
Right Mic output
2
2
2
hi-Z
Figure 21 Digital Microphone Interface Timing
When digital microphone input is enabled, the WM8281 outputs a clock signal on the applicable
DMICCLK pin(s). The DMICCLK frequency is selectable, as described in Table 1.
Note that SYSCLK must be present and enabled when using the Digital Microphone inputs; see
“Clocking and Sample Rates” for details of SYSCLK and the associated register control fields.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com