| Os motores de busca de Datasheet de Componentes eletrônicos |
|
PC87365 Folha de dados(PDF) 59 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87365 Folha de dados(HTML) 59 Page - National Semiconductor (TI) |
|
59 / 215 page ![]() 2.0 Device Architecture and Configuration (Continued) 59 www.national.com 2.11 PARALLEL PORT CONFIGURATION 2.11.1 General Description The PC87365 Parallel Port supports all IEEE1284 standard communication modes: Compatibility (known also as Standard or SPP), Bi-directional (known also as PS/2), FIFO, EPP (known also as Mode 4) and ECP (with an optional Extended ECP mode). The Parallel Port includes two groups of runtime registers, as follows: • A group of 21 registers at first level offset, sharing 14 entries. Three of this registers (at offsets 403h, 404h and 405h) are used only in the Extended ECP mode. • A group of four registers, used only in the Extended ECP mode, accessed by a second level offset. The desired mode is selected by the ECR runtime register (offset 402h). The selected mode determines which runtime reg- isters are used and which address bits are used for the base address. See Tables 19 and 20 for a listing of all registers, their offset addresses and the associated modes. Table 19. Parallel Port Registers at First Level Offset Table 20. Parallel Port Registers at Second Level Offset Offset Mnemonic Mode(s) Type Register Name 00h DATAR 0,1 R/W Data AFIFO 3 W ECP FIFO (Address) DTR 4 R/W Data (for EPP) 01h DSR 0,1,2,3 RO Status STR 4 RO Status (for EPP) 02h DCR 0,1,2,3 R/W Control CTR 4 R/W Control (for EPP) 03h ADDR 4 R/W EPP Address 04h DATA0 4 R/W EPP Data Port 0 05h DATA1 4 R/W EPP Data Port 1 06h DATA2 4 R/W EPP Data Port 2 07h DATA3 4 R/W EPP Data Port 3 400h CFIFO DFIFO TFIFO CNFGA 2 3 6 7 W R/W R/W RO PP Data FIFO ECP Data FIFO Test FIFO Configuration A 401h CNFGB 7 RO Configuration B 402h ECR 0,1,2,3 R/W Extended Control 403h EIR1 1. These registers are extended to the standard IEEE1284 registers. They are accessi- ble only when enabled by bit 4 of the Parallel Port Configuration register (see Section 2.11.3). 0,1,2,3 R/W Extended Index 404h EDR1 0,1,2,3 R/W Extended Data 405h EAR1 0,1,2,3 R/W Extended Auxiliary Status Offset Mnemonic Type Register Name 00h Control0 R/W Extended Control 0 02h Control2 R/W Extended Control 1 04h Control4 R/W Extended Control 4 05h PP Confg0 R/W Configuration 0 |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |