Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

LP3921 Folha de dados(PDF) 34 Page - Texas Instruments

Click here to check the latest version.
Nome de Peças LP3921
Descrição Electrónicos  Battery Charger Management and Regulator Unit
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI1 [Texas Instruments]
Página de início  http://www.ti.com
Logo TI1 - Texas Instruments

LP3921 Folha de dados(HTML) 34 Page - Texas Instruments

Back Button LP3921 Datasheet HTML 30Page - Texas Instruments LP3921 Datasheet HTML 31Page - Texas Instruments LP3921 Datasheet HTML 32Page - Texas Instruments LP3921 Datasheet HTML 33Page - Texas Instruments LP3921 Datasheet HTML 34Page - Texas Instruments LP3921 Datasheet HTML 35Page - Texas Instruments LP3921 Datasheet HTML 36Page - Texas Instruments LP3921 Datasheet HTML 37Page - Texas Instruments LP3921 Datasheet HTML 38Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 41 page
background image
R/W
S
Slave Address
(7 bits)
'0' A
A
A P
Control Register Add.
(8 bits)
(8 bits)
Register Data
Data transferred, byte +
Ack
A - ACKNOWLEDGE (SDA Low)
S - START CONDITION
P - STOP CONDITION
From Slave to Master
From Master to Slave
LP3921
SNVS580A – AUGUST 2008 – REVISED MAY 2013
www.ti.com
Write cycle ends when the master creates stop condition.
CONTROL REGISTER READ CYCLE
Master device generates a start condition.
Master device sends slave address (7 bits) and the data direction bit (R/W = “0”).
Slave device sends acknowledge signal if the slave address is correct.
Master sends control register address (8 bits).
Slave sends acknowledge signal.
Master device generates repeated start condition.
Master sends the slave address (7 bits) and the data direction bit (R/W = “1”).
Slave sends acknowledge signal if the slave address is correct.
Slave sends data byte from addressed register.
If the master device sends acknowledge signal, the control register address will be incremented by one. Slave
device sends data byte from addressed register.
Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop
condition.
Table 24. I2C Read/Write Sequences(1)
Address Mode
Data Read
<Start Condition>
<Slave Address><r/w = ‘0’>[Ack]
<Register Addr.>[Ack]
<Repeated Start Condition>
<Slave Address><r/w = ‘1’>[Ack]
[Register Date]<Ack or nAck>
… additional reads from subsequent register address possible
<Stop Condition>
Data Write
<Start Condition>
<Slave Address><r/w = ‘0’>[Ack]
<Register Addr.>[Ack]
<Register Data>[Ack]
… additional writes to subsequent register address possible
<Stop Condition>
(1)
< > Data from master [ ] Data from slave
REGISTER READ AND WRITE DETAIL
Figure 14. Register Write Format
34
Submit Documentation Feedback
Copyright © 2008–2013, Texas Instruments Incorporated
Product Folder Links: LP3921



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com