Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

COP8FGR744J3 Folha de dados(PDF) 34 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Nome de Peças COP8FGR744J3
Descrição Electrónicos  8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory, Two Comparators and USART
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NSC [National Semiconductor (TI)]
Página de início  http://www.national.com
Logo NSC - National Semiconductor (TI)

COP8FGR744J3 Folha de dados(HTML) 34 Page - National Semiconductor (TI)

Back Button COP8FGR744J3 Datasheet HTML 30Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 31Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 32Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 33Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 34Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 35Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 36Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 37Page - National Semiconductor (TI) COP8FGR744J3 Datasheet HTML 38Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 34 / 59 page
background image
10.0 Interrupts (Continued)
10.3.1 VIS Execution
When the VIS instruction is executed it activates the arbitra-
tion logic. The arbitration logic generates an even number
between E0 and FE (E0, E2, E4, E6 etc...) depending on
which active interrupt has the highest arbitration ranking at
the time of the 1st cycle of VIS is executed. For example, if
the software trap interrupt is active, FE is generated. If the
external interrupt is active and the software trap interrupt is
not, then FA is generated and so forth. If the only active inter-
rupt is software trap, than E0 is generated. This number re-
places the lower byte of the PC. The upper byte of the PC re-
mains unchanged. The new PC is therefore pointing to the
vector of the active interrupt with the highest arbitration rank-
ing. This vector is read from program memory and placed
into the PC which is now pointed to the 1st instruction of the
service routine of the active interrupt with the highest arbitra-
tion ranking.
Figure 27 illustrates the different steps performed by the VIS
instruction.
Figure 28 shows a flowchart for the VIS instruc-
tion.
The non-maskable interrupt pending flag is cleared by the
RPND (Reset Non-Maskable Pending Bit) instruction (under
certain conditions) and upon RESET.
DS101116-29
FIGURE 27. VIS Operation
www.national.com
34



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com