| Os motores de busca de Datasheet de Componentes eletrônicos |
|
CS9210 Folha de dados(PDF) 11 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CS9210 Folha de dados(HTML) 11 Page - National Semiconductor (TI) |
|
11 / 39 page ![]() Revision 3.2 11 www.national.com Signal Definitions (Continued) LCASB# 61 O (4 mA) DRAM Bank B Low Byte Column Address Strobe The column address strobe for the lower eight bits of data for Bank B of the DRAM. WEA# 58 O (4 mA) DRAM Bank A Write Enable The write enable signal for Bank A of the DRAM. WEB# 59 O (4 mA) DRAM Bank B Write Enable The write enable signal for Bank B of the DRAM. 2.2.4 Memory Interface Signals (Continued) Signal Name Pin No. Type (Drive) Description 2.2.5 Reset and Internal Test Pins Signal Name Pin No. Type (Drive) Description RESET# 132 I Reset This pin is the system reset input. TEST 124 I Reserved This pin must be tied to ground. It is a National Semiconductor internal test mode pin only. 2.2.6 Power and Ground Pins Signal Name Pin No. Type (Drive) Description VDD 1, 17, 36, 37, 55, 72, 73, 91, 108, 125, 144 PWR Power Connection (total of 11 pins) Power for the DRAM and system interface signals. These should be supplied with 3.3V. VSS 2, 18, 19, 38, 54, 71, 89, 90, 109, 126, 128 GND Ground Connection (total of 11 pins) Ground connection. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |