Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

TDA9116 Folha de dados(PDF) 39 Page - STMicroelectronics

Nome de Peças TDA9116
Descrição Electrónicos  LOW-COST I2C CONTROLLED DEFLECTION PROCESSOR FOR MULTISYNC MONITOR
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA9116 Folha de dados(HTML) 39 Page - STMicroelectronics

Back Button TDA9116 Datasheet HTML 35Page - STMicroelectronics TDA9116 Datasheet HTML 36Page - STMicroelectronics TDA9116 Datasheet HTML 37Page - STMicroelectronics TDA9116 Datasheet HTML 38Page - STMicroelectronics TDA9116 Datasheet HTML 39Page - STMicroelectronics TDA9116 Datasheet HTML 40Page - STMicroelectronics TDA9116 Datasheet HTML 41Page - STMicroelectronics TDA9116 Datasheet HTML 42Page - STMicroelectronics TDA9116 Datasheet HTML 43Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 47 page
background image
TDA9116
39/47
10.8.4 - Composite output HLckVBk
The composite output HLckVBk provides, at the
same time, information about lock state of PLL1
and early vertical blanking pulse. As both signals
have two logical levels, a four level signal is used
to define the combination of the two. Schematic di-
agram putting together all safety functions and
composite PLL1 lock and V-blanking indication is
in Figure 15, the combinations, their respective
levels and the HLckVBk configuration in Figure 16.
The early vertical blanking pulse is obtained by a
logic combination of vertical synchronization pulse
and pulse corresponding to vertical oscillator dis-
charge. The combination corresponds to the draw-
ing in Figure 16. The blanking pulse is started with
the leading edge of any of the two signals, which-
ever comes first. The blanking pulse is ended with
the trailing edge of vertical oscillator discharge
pulse. The device has no information about the
vertical retrace time. Therefore, it does not cover,
by the blanking pulse, the whole vertical retrace
period. By means of BlankMode I2C bus bit, when
at 1 (default), the blanking level (one of two ac-
cording to PLL1 status) is made available on the
HLckVBk permanently. The permanent blanking,
irrespective of the BlankMode I2C bus bit, is also
provided if the supply voltage is low (under VCCEn
or VCCDis thresholds), if the X-ray protection is ac-
tive or if the V-drive signal is disabled by VOutEn
I2C bus bit.
Figure 16. Levels on HLckVBk composite output
HLckVBk
3
VCC
HPLL1 locked
V-early blanking
Yes
Yes
No
Yes
No
No
Yes
No
ISinkLckBlk
VOLckBlk
L1(H)+L2(L)
L1(L)+L2(H)
L1(H)+L2(H)
L1(L)+L2(L)
L1 - No blank/blank level
L2 - H-lock/unlock level



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com