| Os motores de busca de Datasheet de Componentes eletrônicos |
|
CLC007 Folha de dados(PDF) 5 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
CLC007 Folha de dados(HTML) 5 Page - National Semiconductor (TI) |
|
5 / 10 page ![]() Operation (Continued) when driving 10K ECL. Noise margins will not be affected when interfacing to F100K since F100K is fully voltage and temperature compensated. OUTPUT RISE AND FALL TIMES Output load capacitance can significantly affect output rise and fall times. The effect of load capacitance, stray or other- wise, may be reduced by placing the output back-match re- sistor close to the output pin and by minimizing all intercon- necting trace lengths. Figure 8 shows the effect on risetime of parallel load capacitance across a 150 Ω load. DS100085-9 FIGURE 6. Output Stage DS100085-10 FIGURE 7. Differential Input DC Coupled Output www.national.com 5 |
|
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |