ST-PLC-AFE datasheet(28/58 Pages) STMICROELECTRONICS

Nome de Peças	ST-PLC-AFE

Descrição Electrónicos	Power-line communication, analog front-end

PDF	58 Pages

Scroll/Zoom	100%

Fabricante Electrônico	STMICROELECTRONICS [STMicroelectronics]

Página de início	http://www.st.com

Logo

28 / 58 page

SPI interfaces

ST-PLC-AFE

28/58

DocID028727 Rev 1

SPI interfaces

The ST-PLC-AFE interface supports SPI mode 0.0 and 1.1. A host SPI frame consists of a

read/write bit, a 3-bit register address, and a 12-data bit register. Data are shifted out on the

falling edge of the SCLK and latched on the rising edge of the SCLK. Refer to Section 6.1:

SPI timing for a valid host and SPI communication protocol.

When nCS = 1, the state machine is reset asynchronously to the R/W state. The nCS does

not need to go high between transfers but, it must be low during the entire transfer. Address

bits identify target registers for writing data. There are three address bits which allow 8 x 12

bit registers, including the DAC register. Received data are stored in the target register on

the 16th edge of the SCLK, if R/W is low.

6.1

SPI timing

Figure 12. SPI mode 0.0

ST-PLC-AFE Folha de dados(PDF) 28 Page - STMicroelectronics