UPD72001C datasheet(8/40 Pages) NEC

8 / 40 page

µPD72001-11, 72001-A8

Table 1-1. Pin Status at Reset

Pin Name

I/O

Pin Status

RESET (system reset)

Channel reset

–

B/A

–

C/D

–

D7 to D0

I/O

–

INT

High impedance

INTAK

–

PRI

–

PRO

Depends on PRI

DRQTXA

“L”

DRQRXA

“L”

DTRA/DRQTXB,

DTR function, “H”

Retains current status

DTRB/DRQRXB

TXDA, TXDB

“H”

RXDA, RXDB

–

TRXCA, TRXCB

I/O

Input status

Retains current status

XI1A/STRXCA

–

XI1B/STRXCB

XI2A/SYNCA

I/O

Input status

Retains current status

XI2B/SYNCB

RTSA, RTSB

“H”

CTSA, CTSB

–

DCDA, DCDB

–

– : Undefined

(4) CLK (System Clock) ... Input

This pin inputs the system clock. The input frequency must be five times that of the data transfer rate or higher.

(5) WR (Write) ... Input

This pin inputs a write control signal for control words and transmit data. This pin is active-low.

(6) RD (Read) ... Input

This pin inputs a read control signal for status and receive data. This pin is active-low.

(7) B/A (Channel B/Channel A) ... Input

This pin inputs a signal to select a channel to be accessed when data is written or read. When this pin is “L”,

channel A is selected; when it is “H”, channel B is selected.

(8) C/D (Control/Data) ... Input

This pin inputs a signal that determines the type of the data on the data bus when the data is written or read.

UPD72001C Folha de dados(PDF) 8 Page - NEC

UPD72001C Folha de dados(HTML) 8 Page - NEC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

Folha de dados Download

Ligação URL