Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

RM0352 Folha de dados(PDF) 21 Page - STMicroelectronics

Nome de Peças RM0352
Descrição Electrónicos  Brain smart hub family
PDF  138 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

RM0352 Folha de dados(HTML) 21 Page - STMicroelectronics

Back Button RM0352 Datasheet HTML 17Page - STMicroelectronics RM0352 Datasheet HTML 18Page - STMicroelectronics RM0352 Datasheet HTML 19Page - STMicroelectronics RM0352 Datasheet HTML 20Page - STMicroelectronics RM0352 Datasheet HTML 21Page - STMicroelectronics RM0352 Datasheet HTML 22Page - STMicroelectronics RM0352 Datasheet HTML 23Page - STMicroelectronics RM0352 Datasheet HTML 24Page - STMicroelectronics RM0352 Datasheet HTML 25Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 138 page
background image
DocID024647 Rev 1
21/138
RM0352
Clock and reset management unit
137
5
Clock and reset management unit
5.1
Introduction
The Brain CRMU implements the clock and reset generation for the Brain device. The Brain
CRMU is accessible through an APB interface.
5.2
Clock generation
5.2.1
General description
The system clock can be selected from one of three clocks:
80 MHz RC oscillator clock
32 kHz RC oscillator clock
Note:
Real frequency is 32.768 kHz. However, it is called 32 kHz throughout the document to
simplify.
External single ended input clock
There are four clock dividers in the CRMU which divide the system clock before it is used to
generate the clocks for the peripherals, processor, and memories.
The source of the clock for the processor can be selected from four possible sources:
System clock divided by 5 (default)
System clock divided by 2, 4, 6, 8, 10, 16, 20, 32
System clock divided by 3
System clock
By default the system clock divided by 5 is selected as the root point for the AHB and APB
clocks, this is to meet the access time requirements of the Flash memory which is 50 ns. In
the Brain device the processor boots from the information block of the Flash so it is not
possible to boot with the 80 MHz RC oscillator clock. The user can switch to the high speed
clock after the program has been copied into the program RAM.
The system contains a low speed clock which is used for the timers and the watchdog
circuitry. The low speed clock has 2 possible sources:
32 KHz RC oscillator clock
External single ended input clock



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com