Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

MSC1202Y2RHHT Folha de dados(PDF) 73 Page - Texas Instruments

Click here to check the latest version.
Nome de Peças MSC1202Y2RHHT
Descrição Electrónicos  Precision Analog-to-Digital Converter and Current-Output Digital-to-Analog Converter
PDF  92 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI1 [Texas Instruments]
Página de início  http://www.ti.com
Logo TI1 - Texas Instruments

MSC1202Y2RHHT Folha de dados(HTML) 73 Page - Texas Instruments

Back Button MSC1202Y2RHHT Datasheet HTML 69Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 70Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 71Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 72Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 73Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 74Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 75Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 76Page - Texas Instruments MSC1202Y2RHHT Datasheet HTML 77Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 92 page
background image
MSC1200
MSC1201
MSC1202
SBAS317E − APRIL 2004 − REVISED MAY 2006
www.ti.com
73
Summation/Shifter Control (SSCON)
7
6
5
4
3
2
1
0
Reset Value
SFR E1h
SSCON1
SSCON0
SCNT2
SCNT1
SCNT0
SHF2
SHF1
SHF0
00h
The Summation register is powered down when the ADC is powered down. If all zeroes are written to this register, the 32-bit
SUMR3−0 registers will be cleared. The Summation registers will do sign-extend if Bipolar Mode is selected in ADCON1.
SSCON1−0 Summation/Shift Count.
bits 7−6
SSCON1
SSCON0
SCNT2
SCNT1
SCNT0
SHF2
SHF1
SHF0
DESCRIPTION
0
0
0
0
0
0
0
0
Clear Summation Register
0
0
0
1
0
0
0
0
CPU Summation on Write to SUMR0 (sum count/shift ignored)
0
0
1
0
0
0
0
0
CPU Subtraction on Write to SUMR0 (sum count/shift ignored)
1
0
x
x
x
Note (1)
Note (1)
Note (1)
CPU Shift only
0
1
Note (1)
Note (1)
Note (1)
x
x
x
ADC Summation only
1
1
Note (1)
Note (1)
Note (1)
Note (1)
Note (1)
Note (1)
ADC Summation completes, then shift completes
(1) Refer to register bit definition.
SCNT2−0
Summation Count. When the summation is complete an interrupt will be generated unless masked. Reading the
bits 5−3
SUMR0 register clears the interrupt.
SCNT2
SCNT1
SCNT0
SUMMATION COUNT
0
0
0
2
0
0
1
4
0
1
0
8
0
1
1
16
1
0
0
32
1
0
1
64
1
1
0
128
1
1
1
256
SHF2−0
Shift Count.
bits 2−0
SHF2
SHF1
SHF0
SHIFT
DIVIDE
0
0
0
1
2
0
0
1
2
4
0
1
0
3
8
0
1
1
4
16
1
0
0
5
32
1
0
1
6
64
1
1
0
7
128
1
1
1
8
256



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com