| Os motores de busca de Datasheet de Componentes eletrônicos |
|
ADS5522IPAP Folha de dados(PDF) 25 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5522IPAP Folha de dados(HTML) 25 Page - Texas Instruments |
|
25 / 32 page ![]() www.ti.com ADS5522 CLKP CLKM 0.01 F m SquareWave orSineW ave (3VPP) 0.01 F m 100 95 90 85 80 75 70 65 60 Clock Duty Cycle − % 35 40 50 45 55 65 60 SFDR SNR f IN = 20MHz 0.01 F m 0.01 F m ADS5522 CLKM CLKP DifferentialSquareWave orSineWave (3VPP) 95 90 85 80 75 70 65 60 Differential Clock Amplitude − V 0 0.5 1.0 1.5 2.0 2.5 3.0 f IN = 70MHz SFDR SNR ADS5522 SBAS320C – MAY 2004 – REVISED FEBRUARY 2007 When driven with a single-ended CMOS clock input, it is best to connect CLKM (pin 11) to ground with a 0.01- µF capacitor, while CLKP is ac-coupled with a 0.01- µF capacitor to the clock source, as shown in Figure 44. Figure 44. AC-Coupled, Single-Ended Clock Input The ADS5522 clock input can also be driven Figure 46. AC Performance vs Clock Duty Cycle differentially, reducing susceptibility to common-mode noise. In this case, it is best to Bandpass filtering of the source can help produce a connect both clock inputs to the differential input 50% duty cycle clock and reduce the effect of jitter. clock signal with 0.01- µF capacitors, as shown in When using a sinusoidal clock, the clock jitter further Figure 45. improves as the amplitude is increased. In that sense, using a differential clock allows for the use of larger amplitudes without exceeding the supply rails and absolute maximum ratings of the ADC clock input. Figure 47 shows the performance variation of the device versus input clock amplitude. For detailed clocking schemes based on transformer or PECL-level clocks, see the ADS5522EVM User's Guide (SLWU010), available for download from www.ti.com. Figure 45. AC-Coupled, Differential Clock Input For high input frequency sampling, it is recommended to use a clock source with low jitter. Additionally, the internal ADC core uses both edges of the clock for the conversion process. This means that, ideally, a 50% duty cycle should be provided. Figure 46 shows the performance variation of the ADC versus clock duty cycle. Figure 47. AC Performance vs Clock Amplitude 25 Submit Documentation Feedback |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |