SP6132H_06 datasheet(6/10 Pages) SIPEX

6 / 10 page

Date:2/14/06

SP6132H High Voltage, Synchronous PWM Controller

THEORY OF OPERATION: Continued

Error Amplifier and Voltage Loop

As stated before, the heart of the SP6132H

voltage error loop is a high performance, wide

bandwidth transconductance amplifier. Be-

cause of the amplifier’s current limited (+150

µA)

transconductance, there are many ways to com-

pensate the voltage loop or to control the COMP

pin externally. If a simple, single pole, single

zero response is required, then compensation

can be as simple as an RC circuit to ground. If a

more complex compensation is required, then

the amplifier has enough bandwidth (45

° at 4

MHz) and enough gain (60dB) to run Type III

compensation schemes with adequate gain and

phase margins at cross over frequencies greater

than 50kHz.

The common mode output of the error amplifier

is 0.9V to 2.2V. Therefore, the PWM voltage

ramp has been set between 1.1V and 2.2V to

ensure proper 0% to 100% duty cycle capability.

The voltage loop also includes two other very

important features. One is an asynchronous start

up mode. Basically, the GL driver cannot turn

on unless the GH driver has attempted to turn on

or the SS pin has exceeded 1.7V. This feature

prevents the controller from “dragging down”

the output voltage during startup or in fault

modes. The second feature is a 100% duty cycle

timeout that ensures synchronized refreshing of

the BST capacitor at very high duty ratios. In the

event that the GH driver is on for 20 continuous

clock cycles, a reset is given to the PWM flip

flop half way through the 21st cycle. This forces

GL to rise for the remainder of the cycle, in turn

refreshing the BST capacitor.

90%

10%

RISE TIME

NON-OVERLAP

FALL TIME

90%

10%

GH(GL)

GL(GH)

GATE DRIVER TEST CONDITIONS

V(BST)

Voltage

V(VCC)

V(SWN)

Voltage

V(VIN)

-0V

-V(Diode) V

V(VIN)+V(VCC)

BST

Voltage

V(VCC)

TIME

SWN

Voltage

Gate Drivers

The SP6132H contains a pair of powerful 2

Ω

SOURCE and 1.5

Ω SINK drivers. These state-

of-the-art drivers are designed to drive external

NFETs capable of handling up to 30A. Rise,

fall, and non-overlap times have all been minized

to achieve maximum efficiency. All drive pins

GH, GL & SWN are monitored continuously to

ensure that only one external NFET is ever on at

any given time.

SP6132H Folha de dados(PDF) 6 Page - Sipex Corporation

SP6132H Folha de dados(HTML) 6 Page - Sipex Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10

Folha de dados Download

Ligação URL