Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

LP2995 Folha de dados(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Nome de Peças LP2995
Descrição Electrónicos  LP2995 DDR Termination Regulator
PDF  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  TI [Texas Instruments]
Página de início  http://www.ti.com
Logo TI - Texas Instruments

LP2995 Folha de dados(HTML) 11 Page - Texas Instruments

Back Button LP2995 Datasheet HTML 7Page - Texas Instruments LP2995 Datasheet HTML 8Page - Texas Instruments LP2995 Datasheet HTML 9Page - Texas Instruments LP2995 Datasheet HTML 10Page - Texas Instruments LP2995 Datasheet HTML 11Page - Texas Instruments LP2995 Datasheet HTML 12Page - Texas Instruments LP2995 Datasheet HTML 13Page - Texas Instruments LP2995 Datasheet HTML 14Page - Texas Instruments LP2995 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 22 page
background image
R1
LP2995
+
+
VDDQ
VDD
VTT
VREF
VTT
PVIN
VDDQ
VREF
GND
AVIN
VSENSE
COUT
CIN
R2
VTT
LP2995
PVIN
VDDQ
VREF
GND
AVIN
COUT
+
VSENSE
+
VDDQ
VDD
VTT
VREF
CIN
RVddq
LP2995
www.ti.com
SNVS190M – FEBRUARY 2002 – REVISED MARCH 2013
For SSTL-3 and other applications it may be desirable to change internal reference voltage scaling from VDDQ *
0.5. An external resistor in series with the VDDQ pin can be used to lower the reference voltage. Internally two
50 k
Ω resistors set the output VTT to be equal to VDDQ * 0.5. The addition of a 11.1 kΩ external resistor will
change the internal reference voltage causing the two outputs to track VDDQ * 0.45. An implementation of this
circuit can be seen in Figure 18.
Figure 18. SSTL-3 Implementation
Another application that is sometimes required is to increase the VTT output voltage from the scaling factor of
VDDQ * 0.5. This can be accomplished independently of VREF by using a resistor divider network between VTT,
VSENSE and Ground. An example of this circuit can be seen in Figure 19.
Figure 19.
PCB Layout Considerations
1. AVIN and PVIN should be tied together for optimal performance. A local bypass capacitor should be placed
as close as possible to the PVIN pin.
2. GND should be connected to a ground plane with multiple vias for improved thermal performance.
3. VSENSE should be connected to the VTT termination bus at the point where regulation is required. For
motherboard applications an ideal location would be at the center of the termination bus.
4. VDDQ can be connected remotely to the VDDQ rail input at either the DIMM or the Chipset. This provides
the most accurate point for creating the reference voltage.
5. VREF should be bypassed with a 0.01 µF or 0.1 µF ceramic capacitor for improved performance. This
capacitor should be located as close as possible to the VREF pin.
Copyright © 2002–2013, Texas Instruments Incorporated
Submit Documentation Feedback
11
Product Folder Links: LP2995



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com