PCF8564AUSLASH5GCSLASH1 datasheet(8/48 Pages) NXP

8 / 48 page

PCF8564A

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 26 August 2013

8 of 48

NXP Semiconductors

PCF8564A

Real time clock and calendar

8.3.2.1

Interrupt output

Bits TF and AF: When an alarm occurs, AF is set to 1. Similarly, at the end of a timer

countdown, TF is set to 1. These bits maintain their value until overwritten by command. If

both timer and alarm interrupts are required in the application, the source of the interrupt

can be determined by reading these bits. To prevent one flag being overwritten while

clearing another, a logic AND is performed during a write access.

Bits TIE and AIE: These bits activate or deactivate the generation of an interrupt when

TF or AF is asserted respectively. The interrupt is the logical OR of these two conditions

when both AIE and TIE are set.

Countdown timer interrupts: The pulse generator for the countdown timer interrupt uses

an internal clock and is dependent on the selected source clock for the countdown timer

and on the countdown value TV. As a consequence, the width of the interrupt pulse varies

(see Table 8).

[1]

TF and INT become active simultaneously.

[2]

TV = loaded countdown value. Timer is stopped when TV = 0.

When bits TIE and AIE are disabled, pin INT will remain high-impedance.

Fig 3.

Interrupt scheme

Table 8.

INT operation (bit TI_TP = 1)[1]

Source clock (Hz)

INT period (s)

TV = 1[2]

TV > 1

4096

1⁄8192

1⁄4096

1⁄128

1⁄64

1⁄60

1⁄64

PCF8564AU/5GC/1 Folha de dados(PDF) 8 Page - NXP Semiconductors

PCF8564AU/5GC/1 Folha de dados(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Folha de dados Download

Ligação URL