| Os motores de busca de Datasheet de Componentes eletrônicos |
|
AD9854/PCB Folha de dados(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9854/PCB Folha de dados(HTML) 6 Page - Analog Devices |
|
6 / 44 page ![]() AD9854 –6– REV. 0 Pin No. Pin Name Function 55 DACBP Common Bypass Capacitor Connection for Both I and Q DACs. A 0.01 µF chip cap from this pin to AVDD improves harmonic distortion and SFDR slightly. No connect is permissible (slight SFDR degradation). 56 DAC RSET Common Connection for Both I and Q DACs to Set the Full-Scale Output Current. RSET = 39.9/IOUT. Normal RSET range is from 8 k Ω (5 mA) to 2 kΩ (20 mA). 61 PLL FILTER This pin provides the connection for the external zero compensation network of the REFCLK Multiplier’s PLL loop filter. The zero compensation network consists of a 1.3 k Ω resistor in series with a 0.01 µF capacitor. The other side of the network should be connected to AVDD as close as possible to Pin 60. For optimum phase noise performance, the REFCLK Multiplier can be bypassed by setting the “Bypass PLL” bit in control register 1E. 64 DIFF CLK Differential REFCLK Enable. A high level of this pin enables the differential clock inputs, REFCLK ENABLE and REFCLKB (Pins 69 and 68 respectively). The minimum differential signal amplitude required is 800 mV p-p. The centerpoint or common-mode range of the differential signal ranges from 1.6 V to 1.9 V. 68 REFCLKB The Complementary (180 Degrees Out-of-Phase) Differential Clock Signal. User should tie this pin high or low when single-ended clock mode is selected. Same signal levels as REFCLK. 69 REFCLK Single-Ended Reference Clock Input or One of Two Differential Clock Signals. Normal 3.3 V CMOS logic levels or 1 V p-p sine wave centered about 1.6 V. 70 S/P SELECT Selects Between Serial Programming Mode (Logic LOW) and Parallel Programming Mode (Logic High). 71 MASTER Initializes the serial/parallel programming bus to prepare for user programming; sets programming RESET registers to a “do-nothing” state defined by the default values seen in the Table V. Active on logic high. Asserting MASTER RESET is essential for proper operation upon power-up. |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |