| Os motores de busca de Datasheet de Componentes eletrônicos |
|
AD9772EB Folha de dados(PDF) 3 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9772EB Folha de dados(HTML) 3 Page - Analog Devices |
|
3 / 32 page ![]() REV. A –3– AD9772A DYNAMIC SPECIFICATIONS Parameter Min Typ Max Unit DYNAMIC PERFORMANCE Maximum DAC Output Update Rate (fDAC) 400 MSPS Output Settling Time (tST) (to 0.025%) 11 ns Output Propagation Delay 1 (t PD)17 ns Output Rise Time (10% to 90%) 2 0.8 ns Output Fall Time (10% to 90%) 2 0.8 ns Output Noise (IOUTFS = 20 mA) 50 pA √Hz AC LINEARITY—BASEBAND MODE Spurious-Free Dynamic Range (SFDR) to Nyquist (fOUT = 0 dBFS) fDATA = 65 MSPS; fOUT = 1.01 MHz 82 dBc fDATA = 65 MSPS; fOUT = 10.01 MHz 75 dBc fDATA = 65 MSPS; fOUT = 25.01 MHz 73 dBc fDATA = 160 MSPS; fOUT = 5.02 MHz 82 dBc fDATA = 160 MSPS; fOUT = 20.02 MHz 75 dBc fDATA = 160 MSPS; fOUT = 50.02 MHz 65 dBc Two-Tone Intermodulation (IMD) to Nyquist (fOUT1 = fOUT2 = –6 dBFS) fDATA = 65 MSPS; fOUT1 = 5.01 MHz; fOUT2 = 6.01 MHz 85 dBc fDATA = 65 MSPS; fOUT1 = 15.01 MHz; fOUT2 = 17.51 MHz 75 dBc fDATA = 65 MSPS; fOUT1 = 24.1 MHz; fOUT2 = 26.2 MHz 68 dBc fDATA = 160 MSPS; fOUT1 = 10.02 MHz; fOUT2 = 12.02 MHz 85 dBc fDATA = 160 MSPS; fOUT1 = 30.02 MHz; fOUT2 = 35.02 MHz 70 dBc fDATA = 160 MSPS; fOUT1 = 48.2 MHz; fOUT2 = 52.4 MHz 65 dBc Total Harmonic Distortion (THD) fDATA = 65 MSPS; fOUT = 1.0 MHz; 0 dBFS –80 dB fDATA = 78 MSPS; fOUT = 10.01 MHz; 0 dBFS –74 dB Signal-to-Noise Ratio (SNR) fDATA = 65 MSPS; fOUT = 16.26 MHz; 0 dBFS 71 dB fDATA = 100 MSPS; fOUT = 25.1 MHz; 0 dBFS 71 dB Adjacent Channel Power Ratio (ACPR) WCDMA with 4.1 MHz BW, 5 MHz Channel Spacing IF = 16 MHz, fDATA = 65.536 MSPS 78 dBc IF = 32 MHz, fDATA = 131.072 MSPS 68 dBc Four-Tone Intermodulation 15.6 MHz, 15.8 MHz, 16.2 MHz and 16.4 MHz at –12 dBFS 88 dBFS fDATA = 65 MSPS, Missing Center AC LINEARITY—IF MODE Four-Tone Intermodulation at IF = 70 MHz 68.1 MHz, 69.3 MHz, 71.2 MHz and 72.0 MHz at –20 dBFS 77 dBFS fDATA = 52 MSPS, fDAC = 208 MHz NOTES 1Propagation delay is delay from CLK input to DAC update. 2Measured single-ended into 50 Ω load. Specifications subject to change without notice. (TMIN to TMAX, AVDD = 3.3 V, CLKVDD = 3.3 V, DVDD = 3.3 V, PLLVDD = 3.3 V, IOUTFS = 20 mA, differential transformer coupled output, 50 doubly terminated, unless otherwise noted.) |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |