Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

WM8253SCDS/RV Folha de dados(PDF) 8 Page - Wolfson Microelectronics plc

Nome de Peças WM8253SCDS/RV
Descrição Electrónicos  Single Channel 16-bit CIS/CCD AFE with 4-bit Wide Output
PDF  27 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8253SCDS/RV Folha de dados(HTML) 8 Page - Wolfson Microelectronics plc

Back Button WM8253SCDS/RV Datasheet HTML 4Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 5Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 6Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 7Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 8Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 9Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 10Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 11Page - Wolfson Microelectronics plc WM8253SCDS/RV Datasheet HTML 12Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 27 page
background image
WM8253
Production Data
w
PD, Rev 4.1, August 2011
8
INPUT VIDEO SAMPLING
Figure 1 Input Video Timing
Note:
1.
See Page 15 (Programmable VSMP Detect Circuit) for video sampling description.
Test Conditions
AVDD = DVDD1 = DVDD2 = 3.3V, AGND = DGND = 0V, TA = 25C, MCLK = 36MHz unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNITS
MCLK period
tPER
27.7
ns
MCLK high period
tMCLKH
13.85
ns
MCLK low period
tMCLKL
13.85
ns
VSMP period
tVPER
300
1000
ns
VSMP set-up time
tVSMPSU
6
ns
VSMP hold time
tVSMPH
3
ns
Video level set-up time
tVSU
10
ns
Video level hold time
tVH
3
ns
Reset level set-up time
tRSU
10
ns
Reset level hold time
tRH
3
ns
Notes:
1.
tVSU and tRSU denote the set-up time required after the input video signal has settled.
2.
Parameters are measured at 50% of the rising/falling edge.
OUTPUT DATA TIMING
MCLK
OP[3:0]
t
PD
t
PD
Figure 2 Output Data Timing
MCLK
VSMP
INPUT
VIDEO
t
PER
t
VSMPSU
t
VSMPH
t
VSU
t
VH
t
RSU
t
RH
t
MCLKL
t
MCLKH
t
VPER
t
RSU



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com