Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

WM8945ECS/R Folha de dados(PDF) 17 Page - Wolfson Microelectronics plc

Nome de Peças WM8945ECS/R
Descrição Electrónicos  Mono Low-Power CODEC with Video Buffer and Touch Panel Controller
PDF  169 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8945ECS/R Folha de dados(HTML) 17 Page - Wolfson Microelectronics plc

Back Button WM8945ECS/R Datasheet HTML 13Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 14Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 15Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 16Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 17Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 18Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 19Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 20Page - Wolfson Microelectronics plc WM8945ECS/R Datasheet HTML 21Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 169 page
background image
Production Data
WM8945
w
PD, May 2011, Rev 4.1
17
SIGNAL TIMING REQUIREMENTS
SYSTEM CLOCK TIMING
Figure 2 Master Clock Timing
Test Conditions
DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V, TA = +25
oC.
PARAMETER
SYMBOL
CONDITIONS
MIN
TYP
MAX
UNIT
Master Clock Timing
MCLK cycle time
TMCLKY
0.037
s
s
MCLK duty cycle
(= TMCLKH : TMCLKL)
60:40
40:60
AUDIO INTERFACE TIMING
MASTER MODE
BCLK (Output)
ADCDAT
LRCLK (Output)
t
DL
DACDAT
t
DDA
t
DHT
t
DST
Figure 3 Audio Interface Timing – Master Mode
Test Conditions
DCVDD = 1.8V, DBVDD = LDOVDD = SPKVDD = 3.3V, LDOVOUT = 3.0V, GND = 0V,
TA = +25
oC, 1kHz signal, fs = 48kHz, PGA gain = 0dB, 24-bit audio data unless otherwise stated.
PARAMETER
SYMBOL
MIN
TYP
MAX
UNIT
Audio Interface Timing – Master Mode
LRCLK propagation delay from BCLK falling edge
tDL
20
ns
ADCDAT propagation delay from BCLK falling edge
tDDA
20
ns
DACDAT setup time to BCLK rising edge
tDST
20
ns
DACDAT hold time from BCLK rising edge
tDHT
10
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com