| Os motores de busca de Datasheet de Componentes eletrônicos |
|
HC161 Folha de dados(PDF) 5 Page - System Logic Semiconductor |
|
|
|||||||||||||||||||||||||||||
HC161 Folha de dados(HTML) 5 Page - System Logic Semiconductor |
|
5 / 9 page ![]() SL74HC161 System Logic Semiconductor SLS TIMING REQUIREMENTS (C L=50pF,Input t r=tf=6.0 ns) VCC Guaranteed Limit Symbol Parameter V 25 °C to -55 °C ≤85°C ≤125°C Unit tSU Minimum Setup Time, Preset Data Inputs to Clock (Figure 4) 2.0 4.5 6.0 40 15 12 60 20 18 80 30 20 ns tSU Minimum Setup Time, Load to Clock (Figure 4) 2.0 4.5 6.0 60 15 12 75 20 18 90 30 20 ns tSU Minimum Setup Time, Enable T or Enable P to Clock (Figure 5) 2.0 4.5 6.0 80 20 17 95 25 23 110 35 25 ns th Minimum Hold Time, Clock to Load or Preset Data Inputs (Figure 4) 2.0 4.5 6.0 3 3 3 3 3 3 3 3 3 ns th Minimum Hold Time, Clock to Enable T or Enable P (Figure 5) 2.0 4.5 6.0 3 3 3 3 3 3 3 3 3 ns trec Minimum Recovery Time, Reset Inactive to Clock (Figure 2) 2.0 4.5 6.0 80 15 12 95 20 17 110 26 23 ns trec Minimum Recovery Time, Load Inactive to Clock (Figure 4) 2.0 4.5 6.0 80 15 12 95 20 17 110 26 23 ns tw Minimum Pulse Width, Clock (Figure 1) 2.0 4.5 6.0 60 12 10 75 15 13 90 18 15 ns tw Minimum Pulse Width, Reset (Figure 2) 2.0 4.5 6.0 60 12 10 75 15 13 90 18 15 ns tr, tf Maximum Input Rise and Fall Times (Figure 1) 2.0 4.5 6.0 1000 500 400 1000 500 400 1000 500 400 ns |
|
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |