Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

ADRF6807 Folha de dados(PDF) 17 Page - Analog Devices

Nome de Peças ADRF6807
Descrição Electrónicos  700 MHz to 1050 MHz Quadrature
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  AD [Analog Devices]
Página de início  http://www.analog.com
Logo AD - Analog Devices

ADRF6807 Folha de dados(HTML) 17 Page - Analog Devices

Back Button ADRF6807 Datasheet HTML 13Page - Analog Devices ADRF6807 Datasheet HTML 14Page - Analog Devices ADRF6807 Datasheet HTML 15Page - Analog Devices ADRF6807 Datasheet HTML 16Page - Analog Devices ADRF6807 Datasheet HTML 17Page - Analog Devices ADRF6807 Datasheet HTML 18Page - Analog Devices ADRF6807 Datasheet HTML 19Page - Analog Devices ADRF6807 Datasheet HTML 20Page - Analog Devices ADRF6807 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 36 page
background image
Data Sheet
ADRF6807
Rev. B | Page 17 of 36
Register 4—Charge Pump, PFD, and Reference Path
Control
With R4[2:0] set to 100, the on-chip charge pump, PFD, and
reference path control register is programmed as shown in
Figure 37.
The charge pump current is controlled by the base charge pump
current (ICP, BASE), and the value of the charge pump current
multiplier (ICP, MULT).
The base charge pump current can be set using an internal or
external resistor (according to DB18 of Register 4). When using
an external resistor, the value of ICP,BASE can be varied according to
[]
8
.
37
250
4
.
217
Ω
,
−
⎥⎦
⎤
⎢⎣
⎡
×
=
BASE
CP
SET
I
R
The actual charge pump current can be programmed to be a
multiple (1, 2, 3, or 4) of the charge pump base current. The
multiplying value (ICP, MULT) is equal to 1 plus the value of the
DB11 and DB10 bits in Register 4.
The PFD phase offset multiplier (θPFD, OFS), which is set by
Bit DB16 to Bit DB12 of Register 4, causes the PLL to lock with
a nominally fixed phase offset between the PFD reference signal
and the divided-down VCO signal. This phase offset is used to
linearize the PFD-CP transfer function and can improve fractional
spurs. The magnitude of the phase offset is determined by
MULT
CP
OFS
PFD
I
,
,
5
.
22
[deg]
ΔΦ
θ
=
Finally, the phase offset can be either positive or negative,
depending on the value of the DB17 bit in Register 4.
The reference frequency applied to the PFD can be manipulated
using the internal reference path source. The external reference
frequency applied can be internally scaled in frequency by 2×,
1×, 0.5×, or 0.25×. This allows a broader range of reference
frequency selections while keeping the reference frequency
applied to the PFD within an acceptable range.
The ADRF6807 also provides a MUXOUT pin that can be
programmed to output a selection of several internal signals. The
default mode provides a lock-detect output that allows users to
verify when the PLL has locked to the target frequency. In addition,
several other internal signals can be routed to the MUXOUT pin as
shown in Figure 37.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com