| Os motores de busca de Datasheet de Componentes eletrônicos |
|
SX8722 Folha de dados(PDF) 21 Page - Semtech Corporation |
|
|
|||||||||||||||||||||||||||||
SX8722 Folha de dados(HTML) 21 Page - Semtech Corporation |
|
21 / 108 page ![]() ACS - Revision 4.2 October 2008 ©2008 Semtech Corp. www.semtech.com Page 21 ADVANCED COMMUNICATIONS & SENSING DATASHEET SX8722 High gain acquisition for sensor interface 8. Serial communication The serial interface is a read-write 2 wire slave device. The SCL wire carries the clock information and SDA carries the data. The output drivers on the bus are open drain current sinks. The SCL wire is controlled by the master on the bus. Since the SX8722 is fairly slow, it may stretch the low clock phase when required. The SDA wire is controlled by the master or the slave depending on the operation. SDA only changes while the clock signal is low except for the (repeated) start or stop conditions. The (repeated) start condition for the transmission is a high to low transition on SDA while SCL is high. The stop condition is a low to high transition while SCL is high. To read data from the SX8722, the master has to send successively a start bit, the slave address, a write bit. If the slave address corresponds to the address of the SX8722 and the preceding operation is completed, the SX8722 sends an acknowledge bit. The master then sends the read command which is acknowledged by the salve, the memory address that it would like to read which is also acknowledged by the slave. The master issues a repeated start, repeats the slave address and read bit. The slave acknowledges and returns the data to the master. The master terminates the communication by a "not acknowledge" and a stop bit. To write data to the SX8722, the format is very similar. Only the data direction is different and the acknowledgement of the slave after the data reception. 8.1. Write data direct The diagram below shows the write operation. Figure 7. I2C frame: write register, command 0x10 The diagram below shows the write operation at successive addresses (burst mode) Figure 8. I2C frame: write burst register, command 0x10 SDA S T A R T DEVICE ADDRESS M S B L S B A C K W R I T E S T O P REGISTER ADDRESS REGISTER VALUE A C K A C K COMMAND A C K SDA S T A R T S T O P DEVICE ADDRESS M S B L S B A C K W R I T E A C K REGISTER ADDRESS REGISTER VALUE (n) A C K A C K REGISTER VALUE (n + x) A C K COMMAND |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |