Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

LTC2208 Folha de dados(PDF) 21 Page - Linear Technology

Nome de Peças LTC2208
Descrição Electrónicos  14-Bit 250Msps/ 210Msps/170Msps ADCs
PDF  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  LINER [Linear Technology]
Página de início  http://www.linear.com
Logo LINER - Linear Technology

LTC2208 Folha de dados(HTML) 21 Page - Linear Technology

Back Button LTC2208 Datasheet HTML 17Page - Linear Technology LTC2208 Datasheet HTML 18Page - Linear Technology LTC2208 Datasheet HTML 19Page - Linear Technology LTC2208 Datasheet HTML 20Page - Linear Technology LTC2208 Datasheet HTML 21Page - Linear Technology LTC2208 Datasheet HTML 22Page - Linear Technology LTC2208 Datasheet HTML 23Page - Linear Technology LTC2208 Datasheet HTML 24Page - Linear Technology LTC2208 Datasheet HTML 25Page - Linear Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 32 page
background image
21
21521014p
LTC2152-14/
LTC2151-14/LTC2150-14
APPLICATIONS INFORMATION
the encode inputs directly. Otherwise, a transformer or
coupling capacitors are needed (Figures 9 and 10). The
maximum (peak) voltage of the input signal should never
exceed VDD +0.1V or go below –0.1V.
Clock Duty Cycle Stabilizer
For good performance the encode signal should have a
50% (±5%) duty cycle. If the optional clock duty cycle
stabilizer circuit is enabled, the encode duty cycle can
vary from 30% to 70% and the duty cycle stabilizer will
maintain a constant 50% internal duty cycle. If the encode
signal changes frequency or is turned off, the duty cycle
stabilizer circuit requires one hundred clock cycles to lock
onto the input clock. The duty cycle stabilizer is enabled
via SPI Register A2 (see SPI Control Register) or by CS
in parallel programming mode.
Figure 9. Sinusoidal Encode Drive
Forapplicationswherethesamplerateneedstobechanged
quickly, the clock duty cycle stabilizer can be disabled. If
the duty cycle stabilizer is disabled, care should be taken
to make the sampling clock have a 50% (±5%) duty cycle.
DIGITAL OUTPUTS
The digital outputs are double-data rate LVDS signals. Two
data bits are multiplexed and output on each differential
output pair. There are seven LVDS output pairs (D0_1+/
D0_1– through D12_13–/D12_13+). Overflow (OF+/OF–)
and the data output clock (CLKOUT+/CLKOUT–) each have
an LVDS output pair.
By default the outputs are standard LVDS levels: 3.5mA
output current and a 1.25V output common mode voltage.
LTC2152-14
T1
VDD
21521014 F09
1.2V
10k
50
100
50
0.1µF
0.1µF
0.1µF
T1: MACOM ETC1-1-13
Figure 10. PECL or LVDS Encode Drive
VDD
LTC2152-14
PECL OR
LVDS INPUT
21521014 F10
1.2V
10k
100
0.1µF
0.1µF
ENC+
ENC–



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com