| Os motores de busca de Datasheet de Componentes eletrônicos |
|
MPC8308 Folha de dados(PDF) 12 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8308 Folha de dados(HTML) 12 Page - Freescale Semiconductor, Inc |
|
12 / 90 page ![]() MPC8308 PowerQUICC II Pro Processor Hardware Specification, Rev. 2 12 Freescale Semiconductor DDR2 SDRAM Figure 4 illustrates the DDR2 input timing diagram showing the tDISKEW timing parameter. Figure 4. Timing Diagram for tDISKEW 6.2.2 DDR2 SDRAM Output AC Timing Specifications Table 18. DDR2 SDRAM Output AC Timing Specifications Parameter Symbol 1 Min Max Unit Notes MCK[n] cycle time, MCK[n]/MCK[n] crossing tMCK 7.5 10 ns 2 ADDR/CMD output setup with respect to MCK tDDKHAS —ns 3 266 MHz 2.9 ADDR/CMD output hold with respect to MCK tDDKHAX —ns 3 266 MHz 2.33 MCS[n] output setup with respect to MCK tDDKHCS —ns 3 266 MHz 2.5 MCS[n] output hold with respect to MCK tDDKHCX —ns 3 266 MHz 3.15 MCK to MDQS Skew tDDKHMH –0.6 0.6 ns 4 MCK[n] MCK[n] tMCK MDQ[x]/ MDQS[n] tDISKEW D1 D0 tDISKEW MECC[x] |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |