Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

MPC8572ECLPXATLD Folha de dados(PDF) 22 Page - Freescale Semiconductor, Inc

Nome de Peças MPC8572ECLPXATLD
Descrição Electrónicos  MPC8572E PowerQUICC III Integrated Processor Hardware Specifications
PDF  140 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  FREESCALE [Freescale Semiconductor, Inc]
Página de início  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC8572ECLPXATLD Folha de dados(HTML) 22 Page - Freescale Semiconductor, Inc

Back Button MPC8572ECLPXATLD Datasheet HTML 18Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 19Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 20Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 21Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 22Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 23Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 24Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 25Page - Freescale Semiconductor, Inc MPC8572ECLPXATLD Datasheet HTML 26Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 140 page
background image
MPC8572E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 4
22
Freescale Semiconductor
DDR2 and DDR3 SDRAM Controller
Figure 3 shows the DDR2 and DDR3 SDRAM interface input timing diagram.
Figure 3. DDR2 and DDR3 SDRAM Interface Input Timing Diagram
6.2.2
DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications
Table 17 contains the output AC timing targets for the DDR2 and DDR3 SDRAM interface.
Table 17. DDR2 and DDR3 SDRAM Interface Output AC Timing Specifications
At recommended operating conditions with GVDD of 1.8 V ± 5% for DDR2 or 1.5 V ± 5% for DDR3.
Parameter
Symbol 1
Min
Max
Unit
Notes
MCK[n] cycle time
tMCK
2.5
5
ns
2
ADDR/CMD output setup with respect to MCK
tDDKHAS
ns
3
800 MHz
0.917
—
667 MHz
1.10
—
533 MHz
1.48
—
400 MHz
1.95
—
ADDR/CMD output hold with respect to MCK
tDDKHAX
ns
3
800 MHz
0.917
—
667 MHz
1.10
—
533 MHz
1.48
—
400 MHz
1.95
—
MCS[n] output setup with respect to MCK
tDDKHCS
ns
3
800 MHz
0.917
—
667 MHz
1.10
—
533 MHz
1.48
—
MCK[n]
MCK[n]
tMCK
MDQ[x]
MDQS[n]
tDISKEW
D1
D0
tDISKEW
tDISKEW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com