| Os motores de busca de Datasheet de Componentes eletrônicos |
|
C5EC3EARCH-RM/D Folha de dados(PDF) 74 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
C5EC3EARCH-RM/D Folha de dados(HTML) 74 Page - Freescale Semiconductor, Inc |
|
74 / 114 page ![]() 74 CHAPTER 3: ELECTRICAL SPECIFICATIONS C3EN Power Sequencing It is intended that the VDD33/VDDT and VDD rails are sequenced to their final value together for most applications. VDD33 and VDDT must be above VDD at all times. VDD must be brought to its final value within 100ms of sequencing on VDD33 and VDDT. It is also required that SCLK, SCLKX, TCLKI, PCLK, MDCLK, FTXCLK, and FRXCLK be running or begin running during power sequencing to propagate reset inside the C-3e NP. Figure 9 indicates the relationship between the clocks and PRSTX. There is no requirement that the asserting and deasserting edges of PRSTX be synchronous to the clocks. Reset must be asserted within 100 µs of power initiation. Typically, reset is held low during power initiation. Figure 9 Bringup Clock Timing Diagram TCLKI, PCLK, SCLK, SCLKX, MDCLK, FTXCLK, FRXCLK PRSTX ³1ms ³100 µs ( ( ) ) ≤100 µs VDD, VDD33, VDDT Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Ligação URL |
| ALLDATASHEET é útil para você? [ DONATE ] |
Sobre Alldatasheet | Publicidade | Contato conosco | Privacy Policy | Link para a ficha técnica | roca de Link | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |