Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

PCF8564AU/5BD/1 Folha de dados(PDF) 20 Page - NXP Semiconductors

Nome de Peças PCF8564AU/5BD/1
Descrição Electrónicos  Real time clock and calendar
PDF  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  NXP [NXP Semiconductors]
Página de início  http://www.nxp.com
Logo NXP - NXP Semiconductors

PCF8564AU/5BD/1 Folha de dados(HTML) 20 Page - NXP Semiconductors

Back Button PCF8564AU/5BD/1 Datasheet HTML 16Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 17Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 18Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 19Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 20Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 21Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 22Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 23Page - NXP Semiconductors PCF8564AU/5BD/1 Datasheet HTML 24Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 44 page
background image
PCF8564A_1
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 1 — 8 October 2009
20 of 44
NXP Semiconductors
PCF8564A
Real time clock and calendar
[1]
Registers marked ‘x’ are undefined at power-on and unchanged by subsequent resets.
8.11.1 Power-On Reset (POR) override
The POR duration is directly related to the crystal oscillator start-up time. Due to the long
start-up times experienced by these types of circuits, a circuit has been implemented to
disable the POR and speed up functional test of the module. The setting of this mode
requires that the I2C signals on the pins SDA and SCL are toggled as illustrated in
Figure 11. All timings shown are required minimums.
Once the override mode has been entered, the chip immediately stops, being reset, and
normal operation may begin, i.e., entry into the EXT_CLK test mode via I2C access. The
override mode may be cleared by writing logic 0 to TESTC. TESTC must be set to logic 1
before re-entry into the override mode is possible. Setting TESTC to logic 0 during normal
operation has no effect, except to prevent entry into the POR override mode.
Table 27.
Register reset values[1]
Address
Register name
Bit
7
6
5
4
3
2
1
0
00h
Control_1
0
0
0
0
1
0
0
0
01h
Control_2
0
0
0
0
0
0
0
0
02h
Seconds
1
x
x
x
x
x
x
x
03h
Minutes
x
x
x
x
x
x
x
x
04h
Hours
x
x
x
x
x
x
x
x
05h
Days
xxxxxxxx
06h
Weekdays
x
x
x
x
x
x
x
x
07h
Months
x
x
x
x
x
x
x
x
08h
Years
x
x
x
x
x
x
x
x
09h
Minute_alarm
1
x
x
x
x
x
x
x
0Ah
Hour_alarm
1
x
x
x
x
x
x
x
0Bh
Day_alarm
1
x
x
x
x
x
x
x
0Ch
Weekday_alarm
1
x
x
x
x
x
x
x
0Dh
CLKOUT_ctrl
1
x
x
x
x
x
0
0
0Eh
Timer_ctrl
0
x
x
x
x
x
1
1
0Fh
Timer
x
x
x
x
x
x
x
x
Allow 500 ns between the edges of either signal.
Fig 11. POR override sequence
mgm664
SCL
500 ns
2000 ns
SDA
8 ms
override active
power up



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com