Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

WM8721 Folha de dados(PDF) 6 Page - Wolfson Microelectronics plc

Nome de Peças WM8721
Descrição Electrónicos  Internet Audio DAC with Integrated Headphone Driver
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  WOLFSON [Wolfson Microelectronics plc]
Página de início  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8721 Folha de dados(HTML) 6 Page - Wolfson Microelectronics plc

Back Button WM8721 Datasheet HTML 2Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 3Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 4Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 5Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 6Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 7Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 8Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 9Page - Wolfson Microelectronics plc WM8721 Datasheet HTML 10Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 34 page
background image
WM8721
Product Preview
WOLFSON MICROELECTRONICS LTD
PP Rev 1.3 November 2000
6
POWER CONSUMPTION
CURRENT CONSUMPTION
MODE DESCRIPTION
MIN
TYP
MAX
UNITS
Playback
00
0
6
mA
Standby
01
1
0.05
mA
Power Down
1X
1
0.01
mA
Table 1 Powerdown Mode Current Consumption Examples
Notes:
1.
AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25
oC. Slave Mode, fs = 48kHz,
MCLK = 256fs (12.288MHz).
2.
All figures are quiescent, with no signal.
3.
The power dissipation in the headphone itself not included in the above table.
MASTER CLOCK TIMING
MCLK
t
XTIL
t
XTIH
t
XTIY
Figure 1 System Clock Timing Requirements
Test Conditions
AVDD, HPVDD, DBVDD = 3.3V, AGND = 0V, DCVDD = 1.5V, DGND = 0V, TA = +25
oC, Slave Mode fs = 48kHz, MCLK =
256fs unless otherwise stated.
PARAMETER
SYMBOL
TEST CONDITIONS
MIN
TYP
MAX
UNIT
System Clock Timing Information
MCLK System clock pulse width high
TXTIH
18
ns
MCLK System clock pulse width low
TXTIL
18
ns
MCLK System clock cycle time
TXTIY
54
ns
MCLK Duty cycle
40:60
60:40



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com