Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

PAS109BC Folha de dados(PDF) 9 Page - Pixart Imaging Inc.

Nome de Peças PAS109BC
Descrição Electrónicos  PAS109BC QQVGA COLOR CMOS IMAGE SENSOR PAS109BB QQVGA MONO CMOS IMAGE SENSOR
PDF  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  PIXART [Pixart Imaging Inc.]
Página de início  http://www.pixart.com.tw
Logo PIXART - Pixart Imaging Inc.

PAS109BC Folha de dados(HTML) 9 Page - Pixart Imaging Inc.

Back Button PAS109BC Datasheet HTML 5Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 6Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 7Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 8Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 9Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 10Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 11Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 12Page - Pixart Imaging Inc. PAS109BC Datasheet HTML 13Page - Pixart Imaging Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 15 page
background image
PixArt Imaging Inc.
PAS109B
CMOS Image Sensor IC
All rights strictly reserved any portion in this paper shall not be reproduced, copied or transformed to any other forms without permission.
9
PixArt Imaging Inc.
E-mail: fae_service@pixart.com.tw
V1.1, Mar. 2002
5.3 I
2C Bus Timing
Fig 5.4 I
2C Bus Timing
5.4 I
2C Bus Timing Specification
STANDARD-MODE
PARAMETER
SYMBOL
MIN.
MAX.
UNIT
SCL clock frequency
fscl
10
400
kHz
Hold time (repeated) START condition.
After this period, the first clock pulse is generated.
tHD:STA
4.0
-
us
Low period of the SCL clock
tLOW
4.7
-
us
HIGH period of the SCL clock
tHIGH
0.75
-
us
Set-up time for a repeated START condition
tSU;STA
4.7
-
us
Data hold time. For I2C-bus device
tHD;DAT
0
3.45
us
Data set-up time
tSU;DAT
250
-
ns
Rise time of both SDA and SCL signals
tr
30
N.D.
ns(note1)
Fall time of both SDA and SCL signals
tf
30
N.D.
ns(note1)
Set-up time for STOP condition
tSU;STO
4.0
-
us
Bus free time between a STOP and START
tBUF
4.7
-
us
Capacitive load for each bus line
Cb
1
15
pF
Noise margin at LOW level for each connected
device (including hysteresis)
VnL
0.1
VDD
-
V
Noise margin at HIGH level for each connected
device (including hysteresis)
VnH
0.2
VDD
-
V
Note: It depends on the "high" period time of SCL.
SDA
SDA
SDA
SDA
SCL
SCL
SCL
SCL
ttttf
ttttHD;STA
ttttLOW
ttttr
ttttHD;DAT
ttttHIGH
ttttSU;DAT
ttttf
ttttSU;STA
ttttHD;STA
ttttSP
ttttSU;STO
ttttBUF
ttttr
P
P
P
PS
S
S
S
S
S
S
Sr
S
S
S
S



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com