Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

SPT9101SCU Folha de dados(PDF) 6 Page - Cadeka Microcircuits LLC.

Nome de Peças SPT9101SCU
Descrição Electrónicos  125 MSPS SAMPLE-AND-HOLD AMPLIFIER
PDF  8 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  CADEKA [Cadeka Microcircuits LLC.]
Página de início  http://www.cadeka.com
Logo CADEKA - Cadeka Microcircuits LLC.

SPT9101SCU Folha de dados(HTML) 6 Page - Cadeka Microcircuits LLC.

  SPT9101SCU Datasheet HTML 1Page - Cadeka Microcircuits LLC. SPT9101SCU Datasheet HTML 2Page - Cadeka Microcircuits LLC. SPT9101SCU Datasheet HTML 3Page - Cadeka Microcircuits LLC. SPT9101SCU Datasheet HTML 4Page - Cadeka Microcircuits LLC. SPT9101SCU Datasheet HTML 5Page - Cadeka Microcircuits LLC. SPT9101SCU Datasheet HTML 6Page - Cadeka Microcircuits LLC. SPT9101SCU Datasheet HTML 7Page - Cadeka Microcircuits LLC. SPT9101SCU Datasheet HTML 8Page - Cadeka Microcircuits LLC.  
Zoom Inzoom in Zoom Outzoom out
 6 / 8 page
background image
6
12/30/99
SPT9101
The RTN pin may be tied to an external voltage to generate
an offset at the output. VOut must be kept to less than ±2.7 V
typical output swing. VOut, with an external reference voltage
at the RTN pin, is represented by the following formula:
VOut = 4 VIN - 3 VRef
where VRef = voltage at RTN pin and | VOut | ≤ 2.7 V
The following options are generally not recommended due to
the possibility of degraded noise performance of the device:
the RTN pin can also be tied to an external resistor to reduce
the gain but performance may degrade due to increased
noise from the external resistor. Also RTN can be left open for
unity gain mode, however, noise will increase.
In all cases, VIN must be kept to -0.5 V≤ VIN ≤ +0.5 V for rated
performance.
SAMPLER FOR 12-BIT ADC APPLICATION
The SPT9101 was specifically designed for applications
where improved bandwidth performance is required. Figure 3
shows as simple block diagram of the SPT9101 as a sampler
ahead of the SPT7922 12-bit, 30 MSPS ADC.
Figure 3 - Sampler for 12-Bit ADC
SPT9101
SPT7922
VIN
Clock 1
Clock 2
12
The graph below entitled Improved Dynamic Performance
Using the SPT9101 shows the performance with and without
the SPT9101. The SPT9101 significantly extends the dy-
namic performance range of the converter.
PERFORMANCE CHARACTERISTICS
SPT9101 Hold Mode Distortion vs. Temperature
-65
-60
-50
-25
0
25
50
75
100
Temperature (°C)
Worst Harmonic
Input Frequency = 50 MHz
Clock Frequency = 100 MHz
Hold = 4 ns
Track = 6 ns
SPT9101 Hold Mode Distortion vs Input Frequency
-75
-70
-65
-60
-55
1
10
100
Input Frequency (MHz)
Worst Harmonic
Clock Frequency = 100 MHz
Track = 6 ns
Hold = 4 ns
Improved Dynamic Performance Using the SPT9101
510
15
20
40
50
60
70
FIN (MHz)
SPT7922
SPT9101 & SPT7922
(FS = 28 MSPS)
Droop Rate vs Temperature
-20
0
2040
6080
Temperature (°C)
-40
0
40
-80
-120



Html Pages

1 2 3 4 5 6 7 8


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com