MPC8313CVRGDDB datasheet(17/100 Pages) FREESCALE

Nome de Peças	MPC8313CVRGDDB

Descrição Electrónicos	PowerQUICC??II Pro Processor Hardware Specifications

PDF	100 Pages

Scroll/Zoom	100%

Fabricante Electrônico	FREESCALE [Freescale Semiconductor, Inc]

Página de início	http://www.freescale.com

Logo

17 / 100 page

MPC8313E PowerQUICC™ II Pro Processor Hardware Specifications, Rev. 2.1

Freescale Semiconductor

DDR and DDR2 SDRAM

Figure 4 illustrates the DDR input timing diagram showing the tDISKEW timing parameter.

Figure 4. DDR Input Timing Diagram

6.2.2

DDR and DDR2 SDRAM Output AC Timing Specifications

Table 20. DDR and DDR2 SDRAM Output AC Timing Specifications for Rev. 1.0 Silicon

Parameter

Symbol 1

Min

Max

Unit

Notes

MCK[

n] cycle time, MCK[n]/MCK[n] crossing

tMCK

610

ADDR/CMD output setup with respect to MCK

tDDKHAS

333 MHz

2.1

—

266 MHz

2.5

—

ADDR/CMD output hold with respect to MCK

tDDKHAX

333 MHz

2.4

—

266 MHz

3.15

—

MCS[

n] output setup with respect to MCK

tDDKHCS

333 MHz

2.4

—

266 MHz

3.15

—

MCS[

n] output hold with respect to MCK

tDDKHCX

333 MHz

2.4

—

266 MHz

3.15

—

MCK to MDQS Skew

tDDKHMH

–0.6

0.6

MDQ//MDM output setup with respect to

MDQS

tDDKHDS,

tDDKLDS

333 MHz

800

—

266 MHz

900

—

MDQ//MDM output hold with respect to MDQS

tDDKHDX,

tDDKLDX

333 MHz

900

—

266 MHz

1100

—

MDQS preamble start

tDDKHMP

–0.5

× tMCK – 0.6

–0.5

× tMCK + 0.6

MCK[

tMCK

MDQ[

MDQS[

tDISKEW

MPC8313CVRGDDB Folha de dados(PDF) 17 Page - Freescale Semiconductor, Inc

MPC8313CVRGDDB Folha de dados(HTML) 17 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

Folha de dados Download

Ligação URL