Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

Preview PDF HTML

TDA7503 Folha de dados(PDF) 10 Page - STMicroelectronics

Nome de Peças TDA7503
Descrição Electrónicos  DUAL DSP PLUS MICRO FOR AUDIO APPLICATIONS
PDF  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  STMICROELECTRONICS [STMicroelectronics]
Página de início  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

TDA7503 Folha de dados(HTML) 10 Page - STMicroelectronics

Back Button TDA7503 Datasheet HTML 6Page - STMicroelectronics TDA7503 Datasheet HTML 7Page - STMicroelectronics TDA7503 Datasheet HTML 8Page - STMicroelectronics TDA7503 Datasheet HTML 9Page - STMicroelectronics TDA7503 Datasheet HTML 10Page - STMicroelectronics TDA7503 Datasheet HTML 11Page - STMicroelectronics TDA7503 Datasheet HTML 12Page - STMicroelectronics TDA7503 Datasheet HTML 13Page - STMicroelectronics TDA7503 Datasheet HTML 14Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 26 page
background image
TDE
LRCKT
Left
Right
Left
Right
Internal Flag set when left data written
to all enabled transmitters. If this internal
TDE cleared when right data written
to all enabled transmitters.
flag is set then right data must written
to data registers before the next
RDR
LRCKR
Left
Right
Left
Right
RDR cleared when right data read from
all enabled transmitters.
Internal Flag set when left data read
from all enabled receivers. If this internal
flag is set then right data must read
from data registers before the next
falling edge of LRCKT.
rising edge of LRCKR.
Figure 2. SAI Interrupt protocol
SDI0-3
LRCKR
SCKR
(RCKP=0)
tlrh
tsdis
tsdih
tlrs
t sckpl
tsckph
Valid
Valid
tdt
t sckr
SAI/SSI INTERFACE
Figure 1. SAI and SSI Timings
Timing
Description
Value
Unit
tsckr
Minimum Clock Cycle
3TDSP+5
ns
tdt
SCKR active edge to data out valid
40
ns
tlrs
LRCK setup time
5
ns
tlrh
LRCK hold time
5
ns
tsdid
SDI setup time
5
ns
tsdih
SDI hold time
5
ns
tsckph
Minimum SCK high time
0.35 tsckr
ns
tsckpl
Minimum SCK low time
0.35 tsckr
ns
Note TDSP = dsp master clock cycle time = 1/FDSP
TDA7503
10/26



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com