SH7708 datasheet(324/633 Pages) RENESAS

324 / 633 page

306

11.2.3

Timer Control Register (TCR)

The timer control registers (TCR) control the timer counters (TCNT) and interrupts. The TMU has

three TCR, registers one for each channel.

The TCR registers are 16-bit read/write registers that control the issuance of interrupts when the

flag indicating timer counter (TCNT) underflow has been set to 1, and also carry out counter clock

selection. When the external clock has been selected, they also select its edge. Additionally, TCR2

controls the channel 2 input capture function and the issuance of interrupts during input capture.

The TCRs are initialized to H'0000 by a power-on reset and manual reset. In standby mode, when

the PLL1 multiplication factor is changed in clock mode 0, 1, 2, or 7, or when the MSTP2 bit is

set to 1 in STBCR, the TCRs retain their contents when the input clock selected for the channel is

an external clock (TCLK) or the peripheral clock (Pø), and continue operating when the selected

clock is the on-chip RTC output clock (RTCCLK).

Channel 0 and 1 TCR Bit Configuration:

Bit:

Bit name:

—

UNF

Initial value:

R/W:

R/W

Bit:

Bit name:

—

UNIE

CKEG1

CKEG0

TPSC2

TPSC1

TPSC0

Initial value:

R/W:

R/W

Channel 2 TCR Bit Configuration:

Bit:

Bit name:

—

ICPF

UNF

Initial value:

R/W:

R/W

Bit:

Bit name:

ICPE1

ICPE0

UNIE

CKEG1

CKEG0

TPSC2

TPSC1

TPSC0

Initial value:

R/W:

R/W

SH7708 Folha de dados(PDF) 324 Page - Renesas Technology Corp

SH7708 Folha de dados(HTML) 324 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL