Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

H8SX/1663M Folha de dados(PDF) 525 Page - Renesas Technology Corp

Nome de Peças H8SX/1663M
Descrição Electrónicos  Renesas 32-Bit CISC Microcomputer H8SX Family / H8SX/1600 Series
PDF  1504 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

H8SX/1663M Folha de dados(HTML) 525 Page - Renesas Technology Corp

Back Button H8SX/1663M Datasheet HTML 521Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 522Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 523Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 524Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 525Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 526Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 527Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 528Page - Renesas Technology Corp H8SX/1663M Datasheet HTML 529Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 525 / 1504 page
background image
Section 11 EXDMA Controller (EXDMAC)
Rev. 2.00 Sep. 24, 2008 Page 493 of 1468
REJ09B0412-0200
The source address extended repeat area is specified by bits SARA4 to SARA0 in EDACR, and
the destination address extended repeat area by bits DARA4 to DARA0 in EDACR. The size of
each extended repeat area can be specified independently.
When the address register value is the last address in the extended repeat area and extended repeat
area overflow occurs, EXDMA transfer can be temporarily halted and an extended repeat area
overflow interrupt request can be generated for the CPU. If the SARIE bit in EDACR is set to 1,
and the EDSAR extended repeat area overflows, the ESIF bit is set to 1 and the DTE bit cleared to
0 in EDMDR, and transfer is terminated. If the ESIE bit is set to 1 in EDMDR, an extended repeat
area overflow interrupt is requested to the CPU. If the DARIE bit in EDACR is set to 1, the above
applies to the destination address register. If the DTE bit in EDMDR is set to 1 during interrupt
generation, transfer is resumed.
Figure 11.15 illustrates the operation of the extended repeat area function.
External memory
When lower 3 bits (8-byte area) of EDSAR are designated
as extended repeat area (SARA4 to SARA0 = B'00011)
Repeat
Extended repeat area overflow
interrupt can be requested
Range of
EDSAR values
H'23FFFE
H'23FFFF
H'240000
H'240001
H'240002
H'240003
H'240004
H'240005
H'240006
H'240007
H'240008
H'240009
H'240000
H'240001
H'240002
H'240003
H'240004
H'240005
H'240006
H'240007
Figure 11.15 Example of Extended Repeat Area Function Operation



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com