Os motores de busca de Datasheet de Componentes eletrônicos
  Portuguese  ▼
ALLDATASHEETPT.COM

X  

HD6417618A Folha de dados(PDF) 293 Page - Renesas Technology Corp

Nome de Peças HD6417618A
Descrição Electrónicos  32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7618 Series
PDF  646 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrônico  RENESAS [Renesas Technology Corp]
Página de início  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6417618A Folha de dados(HTML) 293 Page - Renesas Technology Corp

Back Button HD6417618A Datasheet HTML 289Page - Renesas Technology Corp HD6417618A Datasheet HTML 290Page - Renesas Technology Corp HD6417618A Datasheet HTML 291Page - Renesas Technology Corp HD6417618A Datasheet HTML 292Page - Renesas Technology Corp HD6417618A Datasheet HTML 293Page - Renesas Technology Corp HD6417618A Datasheet HTML 294Page - Renesas Technology Corp HD6417618A Datasheet HTML 295Page - Renesas Technology Corp HD6417618A Datasheet HTML 296Page - Renesas Technology Corp HD6417618A Datasheet HTML 297Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 293 / 646 page
background image
Section 12 Ethernet Controller Direct Memory Access Controller (E-DMAC)
Rev. 6.00 Jun. 12, 2007 Page 261 of 610
REJ09B0131-0600
12.2.1
E-DMAC Mode Register (EDMR)
EDMR is a 32-bit readable/writable register that specifies the operating mode of the E-DMAC.
The settings in this register are normally made in the initialization process following a reset. If the
EtherC and E-DMAC are initialized by means of this register during data transmission, abnormal
data may be sent onto the line. Operating mode settings must not be changed while the transmit
and receive functions are enabled. To change the operating mode, the EtherC and E-DMAC
modules are got into at their initial state by means of the software reset bit (SWR) in this register,
then make new settings. It takes 64 cycles of the internal bus clock B
φ to initialize the EtherC and
E-DMAC. Therefore, registers of the EtherC and E-DMAC should be accessed after 64 cycles of
the internal bus clock B
φ has elapsed.
Bit
Bit Name
Initial
value
R/W
Description
31 to 7
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.
6
DE
0
R/W
E-DMAC Data Endian Convert
Selects whether or not the endian format is converted
on data transfer by the E-DMAC. However, the
endian format of the descriptors and E-DMAC register
values are not converted regardless of this bit setting.
0: Endian format not converted (big endian)
1: Endian format converted (little endian)
5
4
DL1
DL0
0
0
R/W
R/W
Descriptor Length
These bits specify the descriptor length.
00: 16 bytes
01: 32 bytes
10: 64 bytes
11: Reserved (setting prohibited)
3 to 1
All 0
R
Reserved
These bits are always read as 0. The write value
should always be 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Folha de dados Download

Go To PDF Page


Ligação URL



ALLDATASHEET é útil para você?  [ DONATE ] 

Sobre Alldatasheet   |   Publicidade   |   Contato conosco   |   Privacy Policy   |   Link para a ficha técnica    |   roca de Link   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com