HD6417618 datasheet(163/646 Pages) RENESAS

163 / 646 page

Section 7 Bus State Controller (BSC)

Rev. 6.00 Jun. 12, 2007 Page 131 of 610

REJ09B0131-0600

Bit

Bit Name

Initial

Value

R/W

Description



Reserved

This bit is always read as 0. The write value should

always be 0.

A3CL1

A3CL0

R/W

CAS Latency for Area 3.

Specify the CAS latency for area 3.

00: 1 cycle

01: 2 cycles

10: 3 cycles

11: Reserved (setting prohibited)

6, 5



All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

TRWL1

TRWL0

R/W

Wait Cycle Number for Precharge Start Wait

Specify the number of minimum wait cycles inserted to

wait for the start of precharge in the following cases.

• From the issuing of the WRITA command by this LSI

to the start of the auto-precharge in the SDRAM.

The ACTV command for the same bank is issued

after issuing the WRITA command in non-bank active

mode.

To confirm how many cycles should be needed in the

SDRAM between receiving the WRITA command and

the auto-precharge start, refer to the data sheets for

each SDRAM. Set this bit so that the cycle number in

that data sheets should not exceed the cycle number

set by this bit.

• From the issuing of the WRIT command by this LSI to

the issuing of the PRE command.

A different row address in the same bank is accessed

in bank active mode.

00: 0 cycle (no wait cycle)

01: 1 cycle

10: 2 cycles

11: 3 cycles

HD6417618 Folha de dados(PDF) 163 Page - Renesas Technology Corp

HD6417618 Folha de dados(HTML) 163 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Folha de dados Download

Ligação URL